データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

DAC5687MPZPEP データシート(PDF) 46 Page - Texas Instruments

Click here to check the latest version.
部品番号 DAC5687MPZPEP
部品情報  16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

DAC5687MPZPEP データシート(HTML) 46 Page - Texas Instruments

Back Button DAC5687MPZPEP Datasheet HTML 42Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 43Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 44Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 45Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 46Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 47Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 48Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 49Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 75 page
background image
www.ti.com
PHSTR
Q
D
QFLAG
TXENABLE
DB(15)
DA(15)
Q
D
sync_fifo = “100”
DA(15) first rising edge
PLLLOCK
MUX
CLK1
CLK1C
{PLLVDD, inv_plllock, dual_clk}
clk_in
MUX
D
clock
generator
PLL VCO
clk_out
sync
= “100”
sync_fifo(2:0)
1
000
001
010
011
100
101
110
111
Q
resync_fifo_in
CLK2
CLK2C
resync_fifo_out
1
0
Q
D
Q
D
Q
D
Q
D
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
Even/Odd Input Mode
Synchronization
DAC5687-EP
SGLS333 – JUNE 2006
All possible sync sources are registered with clk_in and then passed through a synchronous rising edge
detector.
Figure 51. DAC5687 FIFO Synchronization Source Logic
For example, if TXENABLE is selected as the sync source, a low-to-high transition on the TXENABLE pin
causes the pointers to be initialized.
Once initialized, the FIFO input pointer advances using clk_in and the output pointer advances using clk_out,
providing an elastic buffering effect. The phase relationship between clk_in and clk_out can wander or drift until
the output pointer overruns the input pointer or vice versa.
The DAC5687 has a double data rate input mode that allows both input ports to be used to multiplex data onto
one DAC channel (A). In the Even/Odd mode, the FIR3 filter can be used to interpolate the data by 2x. The
even/odd input mode is enabled by setting half_rate in CONFIG3. The maximum input rate for each port is 250
MSPS, for a combined rate of 500 MSPS.
The DAC5687 has several digital circuits that can be synchronized to a known state. The circuits that can be
synchronized are the fine mixer (NCO), coarse mixer (fixed fs/2 or fs/4 mixer), the FIFO input and output
pointers, and the internal clock divider.
46
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com