データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AN3271 データシート(PDF) 9 Page - STMicroelectronics

部品番号 AN3271
部品情報  This application note provides
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3271 データシート(HTML) 9 Page - STMicroelectronics

Back Button AN3271 Datasheet HTML 5Page - STMicroelectronics AN3271 Datasheet HTML 6Page - STMicroelectronics AN3271 Datasheet HTML 7Page - STMicroelectronics AN3271 Datasheet HTML 8Page - STMicroelectronics AN3271 Datasheet HTML 9Page - STMicroelectronics AN3271 Datasheet HTML 10Page - STMicroelectronics AN3271 Datasheet HTML 11Page - STMicroelectronics AN3271 Datasheet HTML 12Page - STMicroelectronics AN3271 Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 29 page
background image
AN3271
Timing accuracy note
Doc ID 17933 Rev 2
9/29
3
Timing accuracy note
External capacitor-adjusted timings and environmental considerations
There are several external factors to be considered that may affect the accuracy of the
timing related to the Smart ResetTM delay time tSRD. The timing specification found in the
datasheet applies solely to the STM660x devices (i.e. it does not include an ideal timing
capacitor, external tolerances, temperature dependencies nor leakages).
The STM660x device is designed to meet strict requirements for the lowest possible current
consumption and to maintain the basic timing constant of 10 s / µF, therefore the constant
current used to charge the external timing capacitor is low, in the order of 100 nA. Any
external leakage due to poor quality timing capacitors or excessive humidity (especially if
the dew point is exceeded and moisture condenses on the PCB tracks) may cause a
significant leakage current which is deducted from the constant charging current that the
device provides. This results in a reduction of the charging current of the real external timing
capacitor which increases the Smart Reset delay (tSRD). To minimize this effect, the PCB
tracks between the CSRD pin and its respective timing capacitor should be as short as
possible, properly covered with solder mask and isolated from other tracks (especially VSS)
by as great a distance as possible (see Figure 6 for recommended layout). Also, low-
leakage timing capacitors (ceramic or film capacitor) should be used.
Figure 6.
Recommended layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com