データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PM0223 データシート(PDF) 57 Page - STMicroelectronics

部品番号 PM0223
部品情報  This programming manual provides information for application and system-level software developers
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0223 データシート(HTML) 57 Page - STMicroelectronics

Back Button PM0223 Datasheet HTML 53Page - STMicroelectronics PM0223 Datasheet HTML 54Page - STMicroelectronics PM0223 Datasheet HTML 55Page - STMicroelectronics PM0223 Datasheet HTML 56Page - STMicroelectronics PM0223 Datasheet HTML 57Page - STMicroelectronics PM0223 Datasheet HTML 58Page - STMicroelectronics PM0223 Datasheet HTML 59Page - STMicroelectronics PM0223 Datasheet HTML 60Page - STMicroelectronics PM0223 Datasheet HTML 61Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 110 page
background image
DocID025763 Rev 1
57/110
PM0223
The STM32L0 Cortex-M0+ Instruction Set
80
3.5.3
ASR, LSL, LSR, and ROR
Arithmetic Shift Right, Logical Shift Left, Logical Shift Right, and Rotate Right.
Syntax
ASRS {Rd,} Rm, Rs
ASRS {Rd,} Rm, #imm
LSLS {Rd,} Rm, Rs
LSLS {Rd,} Rm, #imm
LSRS {Rd,} Rm, Rs
LSRS {Rd,} Rm, #imm
RORS {Rd,} Rm, Rs
where:
Note:
MOVS Rd
, Rm is a pseudonym for LSLS Rd, Rm, #0.
Operation
ASR, LSL, LSR,
and ROR perform an arithmetic-shift-left, logical-shift-left, logical-shift-
right or a right-rotation of the bits in the register Rm by the number of places specified by the
immediate imm or the value in the least-significant byte of the register specified by Rs.
For details on what result is generated by the different instructions, see 3.3.3: Shift
Operations on page 40.
Restrictions
In these instructions, Rd, Rm, and Rs must only specify R0-R7. For non-immediate
instructions, Rd and Rm must specify the same register.
Condition flags
These instructions update the N and Z flags according to the result.
The C flag is updated to the last bit shifted out, except when the shift length is 0, see 3.3.3:
Shift Operations on page 40. The V flag is left unmodified.
Rd
Is the destination register. If Rd is omitted, it is assumed to take the same
value as Rm.
Rm
Is the register holding the value to be shifted.
Rs
Is the register holding the shift length to apply to the value in Rm
Imm
Is the shift length. The range of shift length depends on the instruction:
ASR
shift length from 1 to 32
LSL
shift length from 0 to 31
LSR
shift length from 1 to 32.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com