PM0223 datasheet(83/110 Pages) STMICROELECTRONICS

83 / 110 page

DocID025763 Rev 1

83/110

PM0223

STM32L0 Core Peripherals

108

4.2.2

Interrupt Set-enable Register

The NVIC_ISER enables interrupts, and shows which interrupts are enabled. See the

The bit assignments are:

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an

interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending,

but the NVIC never activates the interrupt, regardless of its priority.

4.2.3

Interrupt Clear-enable Register

The NVIC_ICER disables interrupts, and show which interrupts are enabled. See the

The bit assignments are:

void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)(1)

Sets the priority of an interrupt or exception with

configurable priority level to 1.

uint32_t NVIC_GetPriority(IRQn_Type IRQn)(1)

Reads the priority of an interrupt or exception with

configurable priority level. This function return the

current priority level.

1. The input parameter IRQn is the IRQ number, see Table 13 on page 27 for more information.

Table 27. CMSIS access NVIC functions (continued)

CMSIS function

Description

SETPENA[31:16]

SETPENA[15:0]

Bits 31:0 SETENA: Interrupt set-enable bits

Write:

0: No effect

1: Enable interrupt

Read:

0: Interrupt disabled

1: Interrupt enabled

CLRENA[31:16]

rc_w1

CLRENA[15:0]

rc_w1

PM0223 データシート(PDF) 83 Page - STMicroelectronics

PM0223 データシート(HTML) 83 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード