L9663 datasheet(50/104 Pages) STMICROELECTRONICS

50 / 104 page

Communication interface

L9663

50/104

DocID028693 Rev 1

CHCNT

Channel Control

Address:

000010

Type:

R/W

Description:

Default value:

0000010001000010

R/W

[15:11] RESERVED

[10] PVAS_EN: Enable / disable VAS regulator

0: disabled

1: enabled

[9:8] SPI_SYNC_TRIG2: SPI SYNC pulse trigger for PSI5 interface 2

00, 11: no SYNC pulse generated

01: short SYNC pulse

10: long SYNC pulse

Notes:

if interface 2 is off, these bits are ignored and no sync pulse is generated bits are evaluated

only once, after writing;

If upstream data buffer is used, both codes "01" and "10" are equivalent. Information on sync

pulse length is provided by the UDB

[7] RESERVED

[6] MASK_SYNC2: SYNC pulse enable / disable for PSI5 interface 2

0: SYNC pulse disabled

1: SYNC pulse enabled (if in synchronous mode, otherwise ignored)

[5] PSI2_EN: Enable PSI5 interface 2

0: interface off

1: interface on

[4:3] SPI_SYNC_TRIG1: SPI SYNC pulse trigger for PSI5 interface 100: no external clock used

00: no SYNC pulse generated

11: no SYNC pulse generated

01: short SYNC pulse

10: long SYNC pulse

Notes:

if interface 1 is off, these bits are ignored and no sync pulse is generated.

if interface 1 is on, these bits are evaluated only once, after writing;

If upstream data buffer is used, both codes "01" and "10" are equivalent. Information on sync

pulse length is provided by the UDB

L9663 データシート(PDF) 50 Page - STMicroelectronics

L9663 データシート(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード