データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC875 データシート(PDF) 44 Page - Freescale Semiconductor, Inc

部品番号 MPC875
部品情報  Hardware Specifications
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC875 データシート(HTML) 44 Page - Freescale Semiconductor, Inc

Back Button MPC875 Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 48Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 84 page
background image
MPC875/MPC870 Hardware Specifications, Rev. 3.0
44
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Freescale Semiconductor
IEEE 1149.1 Electrical Specifications
Figure 35 provides the reset timing for the debug port configuration.
Figure 35. Reset Timing—Debug Port Configuration
12 IEEE 1149.1 Electrical Specifications
Table 16 provides the JTAG timings for the MPC875/870 shown in Figure 36 to Figure 39.
Table 16. JTAG Timing
Num
Characteristic
All
Frequencies
Unit
Min
Max
J82
TCK cycle time
100.00
ns
J83
TCK clock pulse width measured at 1.5 V
40.00
ns
J84
TCK rise and fall times
0.00
10.00
ns
J85
TMS, TDI data setup time
5.00
ns
J86
TMS, TDI data hold time
25.00
ns
J87
TCK low to TDO data valid
27.00
ns
J88
TCK low to TDO data invalid
0.00
ns
J89
TCK low to TDO high impedance
20.00
ns
J90
TRST assert time
100.00
ns
J91
TRST setup time to TCK low
40.00
ns
J92
TCK falling edge to output valid
50.00
ns
J93
TCK falling edge to output valid out of high impedance
50.00
ns
J94
TCK falling edge to output high impedance
50.00
ns
J95
Boundary scan input valid to TCK rising edge
50.00
ns
J96
TCK rising edge to boundary scan input invalid
50.00
ns
CLKOUT
SRESET
DSCK, DSDI
R70
R82
R80
R80
R81
R81



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com