GXM datasheet(70/244 Pages) NSC

70 / 244 page

www.national.com

Revision 3.1

Processor Programming (Continued)

3.8

MULTITASKING AND TASK STATE SEGMENTS

The CPU enables rapid task switching using JMP and

CALL instructions that refer to Task State Segments

(TSS).During a switch,the complete task stateofthe cur-

rent task is stored in its TSS, and the task state of the

requested task is loaded from its TSS. The TSSs are

defined through special segment descriptors and gates.

The Task Register (TR) holds 16-bit descriptors that con-

tain the base address and segment limit for each task

state segment. The TR is loaded and stored via the LTR

and STR instructions, respectively. The TR can only be

accessed only during protected mode and can be loaded

when the privilege level is 0 (most privileged). When the

TR is loaded, the TR selector field indexes a TSS descrip-

tor that must reside in the Global Descriptor Table (GDT).

Only the 16-bit selector of a TSS descriptor in the TR is

accessible. The BASE, TSS LIMT and ACCESS RIGHT

fields are program invisible.

During task switching, the processor saves the current

CPU state in the TSS before starting a new task. The TSS

can be either a 386/486-type 32-bit TSS (see Table 3-26) or a

286-type 16-bit TSS (see Table 3-27 on page 71).

Task Gate Descriptors. A task gate descriptor provides

controlled access to the descriptor for a task switch. The

DPL of the task gate is used to control access. The selec-

tor’s RPL and the CPL of the procedure must be a higher

level (numerically less) than the DPL of the descriptor.

The RPL in the task gate is not used.

The I/O MapBaseAddress fieldinthe 32-bit TSSpoints

to an I/O permission bit map that often follows the TSS at

location +68h.

Table 3-26. 32-Bit Task State Segment (TSS) Table

16 15

I/O Map Base Address

000000

000000000

+64h

0000

000000000

000

Selector for Task’s LDT

+60h

0000

000000000

000

+5Ch

0000

000000000

000

+58h

0000

000000000

000

+54h

0000

000000000

000

+50h

0000

000000000

000

+4Ch

0000

000000000

000

+48h

EDI

+44h

ESI

+40h

EBP

+3Ch

ESP

+38h

EBX

+34h

EDX

+30h

ECX

+2Ch

EAX

+28h

EFLAGS

+24h

EIP

+20h

CR3

+1Ch

0000

000000000

000

SS for CPL = 2

+18h

ESP for CPL = 2

+14h

0000

000000000

000

SS for CPL = 1

+10h

ESP for CPL = 1

+Ch

0000

000000000

000

SS for CPL = 0

+8h

ESP for CPL = 0

+4h

0000

000000000

000

Back Link (Old TSS Selector)

+0h

Note: 0= Reserved

GXM データシート(PDF) 70 Page - National Semiconductor (TI)

GXM データシート(HTML) 70 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード

リンク URL

GXM データシート(PDF) 70 Page - National Semiconductor (TI)

GXM データシート(HTML) 70 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシート ダウンロード

リンク URL

データシートダウンロード