データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SPC564A80L7 データシート(PDF) 126 Page - STMicroelectronics

部品番号 SPC564A80L7
部品情報  Up to 4 multiply and accumulate operations per cycle
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC564A80L7 データシート(HTML) 126 Page - STMicroelectronics

Back Button SPC564A80L7 Datasheet HTML 122Page - STMicroelectronics SPC564A80L7 Datasheet HTML 123Page - STMicroelectronics SPC564A80L7 Datasheet HTML 124Page - STMicroelectronics SPC564A80L7 Datasheet HTML 125Page - STMicroelectronics SPC564A80L7 Datasheet HTML 126Page - STMicroelectronics SPC564A80L7 Datasheet HTML 127Page - STMicroelectronics SPC564A80L7 Datasheet HTML 128Page - STMicroelectronics SPC564A80L7 Datasheet HTML 129Page - STMicroelectronics SPC564A80L7 Datasheet HTML 130Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 157 page
background image
Electrical characteristics
SPC564A74L7, SPC564A80B4, SPC564A80L7
126/157
Doc ID 15399 Rev 9
3.17.5
External interrupt timing (IRQ pin)
Figure 22.
External Interrupt Timing
3.17.6
eTPU timing
Table 44.
External interrupt timing(1)
#
Characteristic
Symbol
Min
Max
Unit
1
IRQ Pulse Width Low
tIPWL
3—
tcyc
2
IRQ Pulse Width High
tIPWH
3—
tcyc
3
IRQ Edge to Edge Time(2)
tICYC
6—
tcyc
1.
IRQ timing specified at VDD = 1.14 V to 1.32 V, VDDEH = 3.0 V to 5.5 V, VDD33 and VDDSYN = 3.0 V to 3.6 V, TA =TL to TH.
2.
Applies when IRQ pins are configured for rising edge or falling edge events, but not both.
IRQ
1
2
3
Table 45.
eTPU timing(1)
#
Characteristic
Symbol
Min
Max
Unit
1
eTPU Input Channel Pulse Width
tICPW
4—
tcyc
2
eTPU Output Channel Pulse Width
tOCPW
2(2)
—tcyc
1.
eTPU timing specified at VDD = 1.08 V to 1.32 V, VDDEH = 3.0 V to 5.5 V, VDD33 and VDDSYN = 3.0 V to 3.6 V, TA =TL to
TH, and CL = 200 pF with SRC = 0b00.
2.
This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise
and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com