データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STA321MPL1 データシート(PDF) 26 Page - STMicroelectronics

部品番号 STA321MPL1
部品情報  Scalable digital microphone processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA321MPL1 データシート(HTML) 26 Page - STMicroelectronics

Back Button STA321MPL1 Datasheet HTML 22Page - STMicroelectronics STA321MPL1 Datasheet HTML 23Page - STMicroelectronics STA321MPL1 Datasheet HTML 24Page - STMicroelectronics STA321MPL1 Datasheet HTML 25Page - STMicroelectronics STA321MPL1 Datasheet HTML 26Page - STMicroelectronics STA321MPL1 Datasheet HTML 27Page - STMicroelectronics STA321MPL1 Datasheet HTML 28Page - STMicroelectronics STA321MPL1 Datasheet HTML 29Page - STMicroelectronics STA321MPL1 Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 80 page
background image
Registers
STA321MPL1
26/80
DocID029389 Rev 1
5.2.2
Configuration register C (0x02) - serial output formats
The STA321MPL1 features a serial audio output interface that consists of 8 channels. The
serial audio output always acts as a slave to the serial audio input interface and, therefore,
all output clocks are synchronous with the input clocks. The output sampling frequency (fs)
is also equivalent to the input sampling frequency. In the case of the PDM input, the serial
audio output acts as a master with an output sampling frequency of 8 xfs, 4 xfs or fs
depending on the SAOD4 bit. The output serial format can be selected independently from
the input format and is done via the SAO and SAOFB bits.
D7
D6
D5
D4
D3
D2
D1
D0
SAOD4
SAOFB
SAO3
SAO2
SAIO
SAO0
000
00
0
Bit
RW
RST
Name
Description
0RW
0
SAO0
Serial audio output interface format: determines the
interface format of the output serial digital audio
interface.
1RW
0
SAO1
2RW
0
SAO2
3RW
0
SAO3
Bit
RW
RST
Name
Description
4
RW
0
SAOFB
Determines MSB or LSB first for all SAO formats:
0: MSB first
1: LSB first
Bit
RW
RST
Name
Description
5
RW
0
SAOD4
Enables decimation by 4 on SAO interface for PDM
input; no effect for others.
0: div by 1
1: div by 4 (1)
1. To avoid any aliasing on SAO streaming, a low-pass filter needs to be implemented in one of the available
user-programmable biquads.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com