データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STV3550 データシート(PDF) 72 Page - STMicroelectronics

部品番号 STV3550
部品情報  LCD and Matrix Display TV Processor
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STV3550 データシート(HTML) 72 Page - STMicroelectronics

Back Button STV3550 Datasheet HTML 68Page - STMicroelectronics STV3550 Datasheet HTML 69Page - STMicroelectronics STV3550 Datasheet HTML 70Page - STMicroelectronics STV3550 Datasheet HTML 71Page - STMicroelectronics STV3550 Datasheet HTML 72Page - STMicroelectronics STV3550 Datasheet HTML 73Page - STMicroelectronics STV3550 Datasheet HTML 74Page - STMicroelectronics STV3550 Datasheet HTML 75Page - STMicroelectronics STV3550 Datasheet HTML 76Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 144 page
background image
72/144
STV3550
CPU and System Management Functional Description
Read and Write
CBR Refresh
No Operation (NOP)
The STV3550 Memory Interface always accesses SDRAM in Page mode regardless of the burst
length programmed in the Mode Register Set command. It is recommended to use a burst length of
1 to prevent any problems when signal interfaces are shared by the SDRAM and Flash memories.
(For more information, refer to Section 6.3.5: Memory Configurations.)
The STV3550 can be fully parameterized depending on the SDRAM device specification.
Latencies, refresh interval, row/column addresses split, number of SDRAM sub-banks, etc., can be
configured through the control registers.
The STV3550 Memory Interface is compliant with JEDEC and PC100 specifications which
recommend applying a NOP signal for a minimum of 200 µs after the power-on sequence. Once
this period has elapsed, the application software will ask the STV3550 Memory Interface to
Precharge All the banks, to perform eight Refresh commands and to send the Mode Register Set
command. Then the SDRAM device is ready to be used by STV3550 for standard data exchange.
Figure 44: State Table in the STV3550 Memory Interface
Request for
access
Refresh
counter
equals zero
The arcs and states in the state table are a subset of the
possible ones in the SDRAM devices.
Mode
Register
Set
Precharge All/
Refresh
Power-On /
Initialization
CBR
Refresh
Idle
Row
Activate
Read
Write
Precharge
All



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com