STV3550 datasheet(75/144 Pages) STMICROELECTRONICS

部品番号	STV3550

部品情報	LCD and Matrix Display TV Processor

PDF	144 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

75 / 144 page

CPU and System Management Functional Description

STV3550

75/144

6.3.10 SDRAM Low Power Mode

The STV3550 is able to set the SDRAM into Low Power mode. Most SDRAM devices have a Clock

Enable input pin that internally gates the SDRAM clock supplied by the STV3550.

The STV3550 does not have the corresponding output pin included in its memory interface, but this

feature can be emulated using any of the standard STV3550 I/Os.

Figure 46: Typical Read Access Cycle (CAS Latency = 2)

Figure 47: Typical Refresh Access Cycle

NOT_RAS

NOT_CAS

RD_NOT_WR

NOT_BE[1:0]

SDRAM_D[15:0]

RAS to CAS

PrechargeTime

ADDR[16:15],

Row

Column

Row

Read

activate

CKOUT_SDRAM

NOT_CS_SDRAM

Column

CAS Latency =2

Precharge

All

AP=1

NOP

BusReleaseTime

ADDR[11:0]

(ADDR[19:18])

(FLASH_D[15:0])

DQM high to data out

forced to High-Z

equals to 2 clock

cycles (fixed

NOT_BE latency for

reads).

NOT_RAS

RD_NOT_WR

RefreshTime

NOT_CS_SDRAM

CKOUT_SDRAM

PrechargeTime

NOT_CAS

1 cycle

STV3550 データシート(PDF) 75 Page - STMicroelectronics

STV3550 データシート(HTML) 75 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード