データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STV3550 データシート(PDF) 94 Page - STMicroelectronics

部品番号 STV3550
部品情報  LCD and Matrix Display TV Processor
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STV3550 データシート(HTML) 94 Page - STMicroelectronics

Back Button STV3550 Datasheet HTML 90Page - STMicroelectronics STV3550 Datasheet HTML 91Page - STMicroelectronics STV3550 Datasheet HTML 92Page - STMicroelectronics STV3550 Datasheet HTML 93Page - STMicroelectronics STV3550 Datasheet HTML 94Page - STMicroelectronics STV3550 Datasheet HTML 95Page - STMicroelectronics STV3550 Datasheet HTML 96Page - STMicroelectronics STV3550 Datasheet HTML 97Page - STMicroelectronics STV3550 Datasheet HTML 98Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 144 page
background image
94/144
STV3550
7.6
Analog to Digital Converter
7.6.1
Introduction
The on-chip Analog-to-Digital Converter (ADC) peripheral is a successive approximation converter
used to convert analog voltage levels from up to 6 different sources at low frequency. When the
requested conversion is completed, the result is stored in one of the eight 10-bit data registers and
an End of Conversion interrupt is generated, if enabled by software. Another interrupt (Analog
Watchdog) may be generated if the result of the conversion is higher or lower than a programmable
reference level.
7.6.2
Main Features
10-bit resolution with a guaranteed accuracy of 6 bits
Up to 6 selectable analog inputs
Single conversion time: 4.75 µs @ fADC = 3.4 MHz (27/8 MHz ).
Single / Continuous / Scan conversion modes
External source trigger
Analog watchdog on 2 threshold levels
One interrupt for End of Conversion event or Analog Watchdog event.
7.6.3
General Description
The ADC can be used to convert the analog signals from a single input channel in 1-Channel mode
or from up to six input channels in Scan mode.
Figure 59: A/D Converter Diagram
Compare Result Register
10-bit Upper Threshold Register
10-bit Lower Threshold Register
Control Logic Register
AD[0]
AD[1]
AD[2]
AD[3]
AD[4]
AD[5]
fADC
Eight 10-bit Data Registers
Ext. Trigger
Analog Watchdog Interrupt
End of Conversion Interrupt
Channel Configuration Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com