データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM652X データシート(PDF) 232 Page - Texas Instruments

部品番号 AM652X
部品情報  Sitara Processors
PDF  299 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X データシート(HTML) 232 Page - Texas Instruments

Back Button AM652X Datasheet HTML 228Page - Texas Instruments AM652X Datasheet HTML 229Page - Texas Instruments AM652X Datasheet HTML 230Page - Texas Instruments AM652X Datasheet HTML 231Page - Texas Instruments AM652X Datasheet HTML 232Page - Texas Instruments AM652X Datasheet HTML 233Page - Texas Instruments AM652X Datasheet HTML 234Page - Texas Instruments AM652X Datasheet HTML 235Page - Texas Instruments AM652X Datasheet HTML 236Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 232 / 299 page
background image
T1
T2
TIMIx
TIMER_01
T3
T4
TIMOx
PMIT5
MII_TXCLK (input)
MII_TXD[3:0],
MII_TXEN (outputs)
SPRS91x_TIMING_PRU_MII_RT_07
232
AM6548, AM6528, AM6546
AM6526, AM6527
SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2018, Texas Instruments Incorporated
Table 5-119. PRU_ICSSG MII_RT Switching Characteristics – MII_TXD[3:0] and MII_TXEN
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
PMIT5
td(TX_CLK-TXD)
Delay time, TX_CLK High to TXD[3:0] valid
10 Mbps
5
25
ns
td(TX_CLK-TX_EN)
Delay time, TX_CLK to TX_EN valid
5
25
ns
td(TX_CLK-TXD)
Delay time, TX_CLK High to TXD[3:0] valid
100
Mbps
5
25
ns
td(TX_CLK-TX_EN)
Delay time, TX_CLK to TX_EN valid
5
25
ns
Figure 5-128. PRU_ICSSG MII_TXD[3:0], MII_TXEN Timing
For
more
information,
see
section
Programmable
Real-Time
Unit
Subsystem
and
Industrial
Communication Subsystems - Gigabit (PRU_ICSSG) in chapter Processors and Accelerators of the device
TRM.
5.11.5.22 Timers
For more details about features and additional description information on the device Timers, see the
corresponding sections within Section 4.3, Signal Descriptions and Section 6, Detailed Description.
Table 5-120, Table 5-121 and Figure 5-129 present timings and switching characteristics of the Timers.
Table 5-120. Timing Requirements for Timers
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
T1
tw(TINPH)
Pulse duration, high
CAPTURE
5 + 4P(1)
ns
T2
tw(TINPL)
Pulse duration, low
CAPTURE
5 + 4P(1)
ns
(1) P = functional clock period in ns.
Table 5-121. Switching Characteristics for Timers
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
T3
tw(TOUTH)
Pulse duration, high
PWM
-3 + 4P(1)
ns
T4
tw(TOUTL)
Pulse duration, low
PWM
-3 + 4P(1)
ns
(1) P = functional clock period in ns.
Figure 5-129. Timer Timing
For more information, see section Timers in chapter Peripherals of the device TRM.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com