STM8S datasheet(399/467 Pages) STMICROELECTRONICS

399 / 467 page

DocID14587 Rev 14

399/467

RM0016

Controller area network (beCAN)

427

SOF = Start Of Frame; ID = Identifier; RTR = Remote Transmission Request; IDE = Identifier Extension;

r0, r1 = Reserved bits; DLC = Data Length Code; CRC = Cyclic Redundancy Code;

Error flag: 6 dominant bits if node is error active else 6 recessive bits.

Suspend transmission: applies to error passive nodes only.

EOF = End of Frame

ACK = Acknowledge bit (send as recessive)

Ctrl = Control

23.7

Interrupts

Two interrupt vectors are dedicated to beCAN. Each interrupt source can be independently

enabled or disabled by means of the CAN Interrupt Enable Register (CAN_IER) and CAN

Error Interrupt Enable register (CAN_EIER).

Figure 156. Event flags and interrupt generation

•

The FIFO interrupt can be generated by the following events:

–

Reception of a new message, FMP bits in the CAN_RFR register incremented.

–

FIFO full condition, FULL bit in the CAN_RFR register set.

–

FIFO overrun condition, FOVR bit in the CAN_RFR register set.

•

The transmit, error and status change interrupt can be generated by the following

events:

–

Transmit mailbox 0 becomes empty, RQCP0 bit in the CAN_TSR register set.

–

Transmit mailbox 1 becomes empty, RQCP1 bit in the CAN_TSR register set.

–

Transmit mailbox 2 becomes empty, RQCP2 bit in the CAN_TSR register set.

–

Error condition, for more details on error conditions please refer to the CAN Error

Status register (CAN_ESR).

–

Wakeup condition, SOF monitored on the CAN Rx signal.

STM8S データシート(PDF) 399 Page - STMicroelectronics

STM8S データシート(HTML) 399 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード