SH7041A datasheet(345/923 Pages) RENESAS

345 / 923 page

307

Channels 1, 2: TIER1, TIER2:

Bit:

TTGE

—

TCIEU

TCIEV

—

TGIEB

TGIEA

Initial value:

R/W:

R/W

Channels 3, 4: TIER3, TIER4:

Bit:

TTGE

—

TCIEV

TGIED

TGIEC

TGIEB

TGIEA

Initial value:

R/W:

R/W

• Bit 7—A/D Conversion Start Request Enable (TTGE): Enables or disables generation of an

A/D conversion start request by a TGRA register input capture/compare-match.

Bit 7: TTGE

Description

Disable A/D conversion start requests (initial value)

Enable A/D conversion start request generation

• Bit 6—Reserved: This bit is reserved. It always reads as 0, and cannot be modified.

• Bit 5—Underflow Interrupt Enable (TCIEU): Enables or disables interrupt requests when the

underflow flag (TCFU) of the channel 1, 2 timer status register (TSR) is set to 1.

This bit is reserved for channels 0, 3, and 4. It always reads as 0. The write value should

always be 1.

Bit 5: TCIEU

Description

Disable UDF interrupt requests (TCIU) (initial value)

Enable UDF interrupt requests (TCIU)

• Bit 4—Overflow Interrupt Enable (TCIEV): Enables or disables interrupt requests when the

overflow flag TCFV of the timer status register (TSR) is set to 1.

Bit 4: TCIEVDescription

Disable TCFV interrupt requests (TCIV) (initial value)

Enable TCFV interrupt requests (TCIV)

SH7041A データシート(PDF) 345 Page - Renesas Technology Corp

SH7041A データシート(HTML) 345 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード