データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

L6364 データシート(PDF) 36 Page - STMicroelectronics

部品番号 L6364
部品情報  Dual channel transceiver IC for SIO and IO-Link sensor applications
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6364 データシート(HTML) 36 Page - STMicroelectronics

Back Button L6364 Datasheet HTML 32Page - STMicroelectronics L6364 Datasheet HTML 33Page - STMicroelectronics L6364 Datasheet HTML 34Page - STMicroelectronics L6364 Datasheet HTML 35Page - STMicroelectronics L6364 Datasheet HTML 36Page - STMicroelectronics L6364 Datasheet HTML 37Page - STMicroelectronics L6364 Datasheet HTML 38Page - STMicroelectronics L6364 Datasheet HTML 39Page - STMicroelectronics L6364 Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 60 page
background image
17
DC-DC converter
17.1
Converter configuration
The L6364 includes a DC-DC buck converter, which operates at a frequency configured by register
DCDC:FSET[2:0], shown in Table 30. Irregular frequency steps have been carefully chosen so to avoid simple
fractional multiples, such that it is possible to choose a controller frequency which does not interfere with a given
sensor frequency.
Table 30. DC-DC converter nominal operating frequency, FSET
DCDC:FSET
Frequency
DCDC:FSET
Frequency
[kHz]
[kHz]
4
500
0
1000
5
625
1
1250
6
710
2
1670
7
830
3
2000
The output voltage on pin VDCDC is configured by DCDC:VSET[2:0], shown in Table 31. Note that where
operation of the 5.0V linear regulator is required, the VDCDC output voltage must be configured to be at least
VDCDC_5V_MIN.
Table 31. DC-DC output voltage, VSET
DCDC:VSET
Target output
DCDC:VSET
target output
[V]
[V]
0
5.0
4
7.8
1
5.6
5(1)
8.6
2
6.1
6
9.6
3
6.8
7
10.5
1. Default value following reset.
Changes to the output voltage via VSET are executed in steps, with a delay of tVSET for each step between
VSETMIN and VSETMAX. This minimizes any over- or undershoot on VDCDC as the output voltage approaches the
target value. This implies that a maximum delay of ΔtVSET can occur between this range. If the DC-DC converter
is not required, the pin DOUT is externally shorted to pin VDCDC.
17.2
Converter architecture
The buck converter consists of two internal MOS switches (PMOS and NMOS), an external capacitor, CDCDC, and
an inductor LDCDC. The switches operate in anti-phase and, assuming no resistive losses, the output voltage on
VDCDCpin is equal to the duty ratio of the high-side switch multiplied by the input voltage (VVPLUS- VDIODE).
L6364
DC-DC converter
DS13363 - Rev 4
page 36/60



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com