データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RA4E2 データシート(PDF) 87 Page - Renesas Technology Corp

部品番号 RA4E2
部品情報  Renesas Microcontrollers
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA4E2 データシート(HTML) 87 Page - Renesas Technology Corp

Back Button RA4E2 Datasheet HTML 82Page - Renesas Technology Corp RA4E2 Datasheet HTML 83Page - Renesas Technology Corp RA4E2 Datasheet HTML 84Page - Renesas Technology Corp RA4E2 Datasheet HTML 85Page - Renesas Technology Corp RA4E2 Datasheet HTML 86Page - Renesas Technology Corp RA4E2 Datasheet HTML 87Page - Renesas Technology Corp RA4E2 Datasheet HTML 88Page - Renesas Technology Corp RA4E2 Datasheet HTML 89Page - Renesas Technology Corp RA4E2 Datasheet HTML 90Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 87 / 90 page
background image
Table 3.2
Access cycles (2 of 3)
Peripherals
Address
Number of access cycles
ICLK = PCLK
ICLK > PCLK*1
Cycle
Unit
Related function
From
To
Read
Write
Read
Write
CANFD ECC
0x4012_F000
0x4012_FFFF
5
4
2 to 4
2 to 4
PCLKA
CANFD ECC Module
GPT16En,
GPT_OPS
0x4016_9000
0x4016_9FFF
7
4
4 to 7
2 to 4
PCLKA
General PWM 16-Bit
Timer n, Output Phase
Switching Controller
ADC12n, DAC12
0x4017_0000
0x4017_2FFF
5
4
2 to 5
2 to 4
PCLKA
12bit A/D Converter n,
12-bit D/A converter
Table 3.2
Access cycles (3 of 3)
Peripherals
Address
Number of access cycles
ICLK = FCLK
ICLK > FCLK*1
Cycle
Unit
Related function
From
To
Read
Write
Read
Write
FLAD, FACI
0x407F_C000
0x407F_EFFF
5
4
2 to 5
2 to 4
FCLK
Data Flash, Flash
Application Command
Interface
Note 1. If the number of PCLK or FCLK cycles is non-integer (for example 1.5), the minimum value is without the decimal point, and the
maximum value is rounded up to the decimal point. For example, 1.5 to 2. 5 is 1 to 3.
Note 2. When accessing a 16-bit register (FTDRHL, FRDRHL, FCR, FDR, LSR, and CDR), access is 2 cycles more than the value shown in
Table 3.2. When accessing an 8-bit register (including FTDRH, FTDRL, FRDRH, and FRDRL), the access cycles are as shown in
Table 3.2.
Note 3. When accessing the 32-bit register (SPDR), access is 2 cycles more than the value in Table 3.2. When accessing an 8-bit or 16-bit
register (SPDR_HA), the access cycles are as shown in Table 3.2.
RA4E2 Datasheet
Appendix 3. I/O Registers
R01DS0413EJ0110 Rev.1.10
Feb 28, 2023
Page 87 of 90



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com