データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD4080BBCZ データシート(PDF) 85 Page - Analog Devices

部品番号 AD4080BBCZ
部品情報  20-Bit, 40 MSPS, Differential SAR ADC
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD4080BBCZ データシート(HTML) 85 Page - Analog Devices

Back Button AD4080BBCZ Datasheet HTML 81Page - Analog Devices AD4080BBCZ Datasheet HTML 82Page - Analog Devices AD4080BBCZ Datasheet HTML 83Page - Analog Devices AD4080BBCZ Datasheet HTML 84Page - Analog Devices AD4080BBCZ Datasheet HTML 85Page - Analog Devices AD4080BBCZ Datasheet HTML 86Page - Analog Devices AD4080BBCZ Datasheet HTML 87Page - Analog Devices AD4080BBCZ Datasheet HTML 88Page - Analog Devices AD4080BBCZ Datasheet HTML 89Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 95 page
background image
Data Sheet
AD4080
CONFIGURATION REGISTERS
analog.com
Rev. 0 | 85 of 95
ADC Data Interface Configuration B Register
Address: 0x16, Reset: 0x00, Name: ADC_DATA_INTF_CONFIG_B
Figure 125. ADC Data Interface Configuration B Register
Table 49. Bit Descriptions for ADC_DATA_INTF_CONFIG_B
Bits
Bit Name
Description
Reset
Access
[7:4]
LVDS_CNV_CLK_CNT
LVDS Clock Data Capture. Determines the negative edge of the LVDS clock that the MSB of the
conversion result is available in during conversion mode. Refer to the ADC Result Latency and LVDS
Interface Alignment section of further information on setting this value.
0x0
R/W
3
LVDS_SELF_CLK_MODE
Enable/Disable LVDS Self Clock Mode.
0x0
R/W
0: Echo Clock Mode Enabled. LVDS DCO transmitter is powered up.
1: Self Clock Mode Enabled. LVDS DCO transmitter is powered down .
2
LVDS_MNC_EN
Enable LVDS Manchester Encoding. Manchester encoding is only applied for LVDS read during
conversion mode in dual lane mode. This mode only operates with FILTER_SEL = 0, digital filter
disabled.
0x0
R/W
0: Manchester Encoding Disabled.
1: Manchester Encoding Enabled.
1
RESERVED
Reserved. Write 0b0 to this bit.
0x0
R
0
LVDS_CNV_EN
Configure CNV in LVDS Mode. Only applicable when LVDS interface is selected.
0x0
R/W
0: CNV Pin Configured in CMOS Mode.
1: CNV Pin Configured in LVDS Mode.
ADC Data Interface Configuration C Register
Address: 0x17, Reset: 0x20, Name: ADC_DATA_INTF_CONFIG_C
Figure 126. ADC Data Interface Configuration C Register
Table 50. Bit Descriptions for ADC_DATA_INTF_CONFIG_C
Bits
Bit Name
Description
Reset
Access
7
LVDS_RX_CURRENT
LVDS Receivers Current Mode. 1'b0 − 1× current. 1'b1 − 2x current.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com