データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN9252/ML データシート(PDF) 263 Page - Microchip Technology

部品番号 LAN9252/ML
部品情報  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML データシート(HTML) 263 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 259Page - Microchip Technology LAN9252/ML Datasheet HTML 260Page - Microchip Technology LAN9252/ML Datasheet HTML 261Page - Microchip Technology LAN9252/ML Datasheet HTML 262Page - Microchip Technology LAN9252/ML Datasheet HTML 263Page - Microchip Technology LAN9252/ML Datasheet HTML 264Page - Microchip Technology LAN9252/ML Datasheet HTML 265Page - Microchip Technology LAN9252/ML Datasheet HTML 266Page - Microchip Technology LAN9252/ML Datasheet HTML 267Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 263 / 329 page
background image
 2015 Microchip Technology Inc.
DS00001909A-page 263
LAN9252
12.14.50 EEPROM ADDRESS REGISTER
Note:
Write access depends upon the assignment of the EEPROM interface (ECAT/PDI). Write access is gener-
ally blocked if the EEPROM interface is busy (Busy bit of EEPROM Control/Status Register = 1)
Note:
EtherCAT controls the SII EEPROM interface if the PDI EEPROM Control bit of the EEPROM Configuration
Register is 0 and the Access to EEPROM bit of the EEPROM PDI Access State Register is 0. Otherwise,
PDI controls the EEPROM interface.
Note:
For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the
highest address.
12.14.51 EEPROM DATA REGISTER
Note:
Write access depends upon the assignment of the EEPROM interface (ECAT/PDI). Write access is gener-
ally blocked if the EEPROM interface is busy (Busy bit of EEPROM Control/Status Register = 1)
Note:
EtherCAT controls the SII EEPROM interface if the PDI EEPROM Control bit of the EEPROM Configuration
Register is 0 and the Access to EEPROM bit of the EEPROM PDI Access State Register is 0. Otherwise,
PDI controls the EEPROM interface.
Note:
For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the
highest address.
Offset:
0504h-0507h
Size:
32 bits
Bits
Description
ECAT
Type
PDI
Type
Default
31:0
EEPROM Address
Bit 0: First word (16-bit)
Bit 1: Second word
.....
Note:
Actually used EEPROM address bits:
[9:0]: EEPROM size up to 16Kbit
[17:0]: EEPROM size 32Kbit - 4Mbit
[31:0]: EEPROM Emulation
R/W
R/W
00000000h
Offset:
0508h-050Bh
Size:
32 bits
Bits
Description
ECAT
Type
PDI
Type
Default
31:16
EEPROM Read Data
Data to be read from EEPROM, higher bytes
RO
RO
0000h
15:0
EEPROM Read/Write Data
Data to be read from EEPROM, lower bytes or data to be written
to EEPROM.
R/W
R/W
0000h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com