データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN9252/ML データシート(PDF) 265 Page - Microchip Technology

部品番号 LAN9252/ML
部品情報  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML データシート(HTML) 265 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 261Page - Microchip Technology LAN9252/ML Datasheet HTML 262Page - Microchip Technology LAN9252/ML Datasheet HTML 263Page - Microchip Technology LAN9252/ML Datasheet HTML 264Page - Microchip Technology LAN9252/ML Datasheet HTML 265Page - Microchip Technology LAN9252/ML Datasheet HTML 266Page - Microchip Technology LAN9252/ML Datasheet HTML 267Page - Microchip Technology LAN9252/ML Datasheet HTML 268Page - Microchip Technology LAN9252/ML Datasheet HTML 269Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 265 / 329 page
background image
 2015 Microchip Technology Inc.
DS00001909A-page 265
LAN9252
Note 26:
Command Register bits (9:8) are self-clearing after the command is executed (Busy ends). Writing “00” to
the Command Register bits will also clear the error bits 14:13 of this register. The Command Register bits
(9:8) are cleared after the command is executed.
Note 27:
The default value of this field can be configured via EEPROM. This bit will be 0 and MI link detection disabled
until the device is successfully configured from EEPROM. The EEPROM setting for MI link detection is only
taken at the first EEPROM loading after power-on reset. Changing the EEPROM and manually reloading it
will not affect the MI link detection enable status, even if the EEPROM could not be read initially. Refer to
Section 12.8, "EEPROM Configurable Registers," on page 201 for additional information.
Note 28:
Write enable bit 0 is self-clearing at the SOF of the next frame (or end of the PDI access).
Note:
For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the
highest address.
12.14.53 PHY ADDRESS REGISTER
Note 29:
Write access depends upon the assignment of the MI interface (ECAT/PDI). Write access is generally
blocked if the MII interface is busy (Busy bit of MII Management Control/Status Register = 1)
12.14.54 PHY REGISTER ADDRESS REGISTER
Note 30:
Write access depends upon the assignment of the MI interface (ECAT/PDI). Write access is generally
blocked if the MII interface is busy (Busy bit of MII Management Control/Status Register = 1)
Offset:
0512h
Size:
8 bits
Bits
Description
ECAT
Type
PDI
Type
Default
7:5
RESERVED
Write 0.
RO
RO
000b
4:0
PHY Address
R/W
Note 29
R/W
Note 29
00000b
Offset:
0513h
Size:
8 bits
Bits
Description
ECAT
Type
PDI
Type
Default
7:5
RESERVED
Write 0.
RO
RO
000b
4:0
Address of PHY Register to be Read/Written
R/W
Note 30
R/W
Note 30
00000b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com