データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

DP83867CS データシート(PDF) 86 Page - Texas Instruments

部品番号 DP83867CS
部品情報  DP83867E/IS/CS Robust, High Immunity, Small Form Factor 10/100/1000 Ethernet Physical Layer Transceiver
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI2 [Texas Instruments]
ホームページ  https://www.ti.com
Logo TI2 - Texas Instruments

DP83867CS データシート(HTML) 86 Page - Texas Instruments

Back Button DP83867CS Datasheet HTML 82Page - Texas Instruments DP83867CS Datasheet HTML 83Page - Texas Instruments DP83867CS Datasheet HTML 84Page - Texas Instruments DP83867CS Datasheet HTML 85Page - Texas Instruments DP83867CS Datasheet HTML 86Page - Texas Instruments DP83867CS Datasheet HTML 87Page - Texas Instruments DP83867CS Datasheet HTML 88Page - Texas Instruments DP83867CS Datasheet HTML 89Page - Texas Instruments DP83867CS Datasheet HTML 90Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 129 page
background image
7.6.53 SGMII Control Register 1 (SGMIICTL1)
Table 7-63. SGMII Control Register 1 (SGMIICTL1), Address 0x00D3
BIT
BIT NAME
DEFAULT
DESCRIPTION
15
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
14
SGMII_TYPE
0, RW
SGMII Configuration:
1 = 6-wire mode. Enable differential SGMII clock to MAC.
0 = 4-wire mode
13:0
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
7.6.54 Sync FIFO Control (SYNC_FIFO_CTRL)
Table 7-64. Sync FIFO Control (SYNC_FIFO_CTRL), Address 0x00E9
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
RESERVED
0x9F22, RW
RESERVED
7.6.55 Loopback Configuration Register (LOOPCR)
Table 7-65. Loopback Configuration Register (LOOPCR), Address 0x00FE
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
LOOP_CFG_VAL
1110 0111 0010
0001, RW
Loopback Configuration Value:
1110 0111 0010 000: Configuration for loopback modes.
A software reset through bit 14 of the Control Register (CTRL),
address 0x001F, is required after changes to this register value.
Other values for this register are not recommended.
7.6.56 DSP Configuration (DSP_CONFIG)
Table 7-66. DSP Configuration (DSP_CONFIG), Address 0x0100
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
DSP_CONFIG
0x051C, RW
DSP Configuration. Value 0x1027 can further improve the immunity
margins during EMC testing.
7.6.57 DSP Feedforward Equalizer Configuration (DSP_FFE_CFG)
Certain applications can need this register to be configured to 0x0E81 to improve Short Cable performance.
Changing this register to 0x0E81, does not effect Long Cable performance.
Table 7-67. DSP Feedforward Equalizer Configuration (DSP_FFE_CFG), Address 0x012C
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:10
RESERVED
0000 11, RO
RESERVED
9:0
FFE_EQ
00 0010 1101,
RW
FFE Equalizer Configuration
Set this field to 10 1000 0001 when using cables of length <= 1m.
DP83867CS, DP83867IS, DP83867E
SNLS504F – OCTOBER 2015 – REVISED JANUARY 2025
www.ti.com
86
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: DP83867CS DP83867IS DP83867E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com