データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

EM88F758N データシート(PDF) 76 Page - ELAN Microelectronics Corp

部品番号 EM88F758N
部品情報  8-BIT Microcontroller
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  EMC [ELAN Microelectronics Corp]
ホームページ  http://www.emc.com.tw
Logo EMC - ELAN Microelectronics Corp

EM88F758N データシート(HTML) 76 Page - ELAN Microelectronics Corp

Back Button EM88F758N Datasheet HTML 72Page - ELAN Microelectronics Corp EM88F758N Datasheet HTML 73Page - ELAN Microelectronics Corp EM88F758N Datasheet HTML 74Page - ELAN Microelectronics Corp EM88F758N Datasheet HTML 75Page - ELAN Microelectronics Corp EM88F758N Datasheet HTML 76Page - ELAN Microelectronics Corp EM88F758N Datasheet HTML 77Page - ELAN Microelectronics Corp EM88F758N Datasheet HTML 78Page - ELAN Microelectronics Corp EM88F758N Datasheet HTML 79Page - ELAN Microelectronics Corp EM88F758N Datasheet HTML 80Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 190 page
background image
EM88F758N
8-Bit Microcontroller
66
Product Specification (V1.1) 03.25.2016
(This specification is subject to change without prior notice)
Bit 6 (EEDF): EEPROM detect flag
0: Write cycle is completed
1: Write cycle is unfinished
Bit 5 (EEPC): EEPROM power down control bit
0: Switch of EEPROM
1: EEPROM is operating
Bits 4~0: Unused bit, set to 0 all the time
6.1.100 Bank 1 R42: EERA (EEPROM Address)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
EERA7
EERA6
EERA5
EERA4
EERA3
EERA2
EERA1
EERA0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bits 7~0 (EERA7~EERA0): EEPROM address register
6.1.101 Bank 1 R43: EERD (EEPROM Data)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
EERD7
EERD6
EERD5
EERD4
EERD3
EERD2
EERD1
EERD0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bits 7~0 (EERD7~EERD0): EEPROM data register.
6.1.102 Bank 1 R44: FLKR (Flash Key Register for Table Write Use)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
FLK[7]
FLK[6]
FLK[5]
FLK[4]
FLK[3]
FLK[2]
FLK[1]
FLK[0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
This FLKR register is used by table write IAP mode operation. The IAP enable signal is
generated when a specific value is written into this register, e.g., 0xB4. The register is
designed to make sure that IAP operation occurs for flash update.
6.1.103 Bank 1 R45: TBPTL (Table Point Low Register)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
TB7
TB6
TB5
TB4
TB3
TB2
TB1
TB0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bits 7~0 (TB7~TB0): Table Point Address Bits 7~0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com