HD64F2149YV datasheet(989/1075 Pages) RENESAS

部品番号	HD64F2149YV

部品情報	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

メーカー	RENESAS [Renesas Technology Corp]

ホームページ	http://www.renesas.com

Logo

989 / 1075 page

Appendix B Internal I/O Registers

Rev. 3.00 Jan 18, 2006 page 961 of 1044

REJ09B0280-0300

STCR—Serial Timer Control Register

H'FFC3

System

IICS

R/W

IICX1

R/W

IICX0

R/W

IICE

R/W

FLSHE

R/W

ICKS0

R/W

—

R/W

ICKS1

R/W

Bit

Initial value

Read/Write

Notes: 1.

Internal Clock Source

Select*1

Reserved bit

Flash memory control register enable

Flash memory control register not selected

Flash memory control register selected

I2C master enable

CPU access to SCI0, SCI1, and SCI2 control

registers is enabled

CPU access to I2C bus interface data, PWMX and

control registers is enabled

PA7 to PA4 are normal I/O pins

PA7 to PA4 are I/O pins with bus driving capability

I2C transfer select 1 and 0*2

I2C extra buffer select

Used for 8-bit timer input clock selection. For details, see section 12.2.4, Timer

Control Register (TCR).

Used for I2C bus interface transfer clock selection. For details, see section 16.2.4,

I2C Bus Mode Register (ICMR).

HD64F2149YV データシート(PDF) 989 Page - Renesas Technology Corp

HD64F2149YV データシート(HTML) 989 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード