データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

7733 データシート(PDF) 86 Page - Renesas Technology Corp

部品番号 7733
部品情報  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 データシート(HTML) 86 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 82Page - Renesas Technology Corp 7733 Datasheet HTML 83Page - Renesas Technology Corp 7733 Datasheet HTML 84Page - Renesas Technology Corp 7733 Datasheet HTML 85Page - Renesas Technology Corp 7733 Datasheet HTML 86Page - Renesas Technology Corp 7733 Datasheet HTML 87Page - Renesas Technology Corp 7733 Datasheet HTML 88Page - Renesas Technology Corp 7733 Datasheet HTML 89Page - Renesas Technology Corp 7733 Datasheet HTML 90Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 940 page
background image
7733 Group User's Manual
4–7
INTERRUPTS
4.3 Interrupt control
Fig. 4.3.2 Interrupt control registers’ structures
INT0
, INT1, and INT2/Key input interrupt control registers (addresses 7D16 to 7F16)
b2b1b0
0 0 0: Level 0 (Interrupt is disabled.)
0 0 1: Level 1
0 1 0: Level 2
0 1 1: Level 3
1 0 0: Level 4
1 0 1: Level 5
1 1 0: Level 6
1 1 1: Level 7
RW
0
A-D
/UART2 trans./rece., UART0 and 1 transmission, UART0 and 1 receive, Timers A0 to A4,
Timers B0 to B2 interrupt control registers (addresses 7016 to 7C16)
b7 b6 b5 b4 b3 b2 b1 b0
Bit
Bit name
Functions
At reset
RW
0
2
3
4
5
6
7
1
b2b1b0
0 0 0 : Level 0 (Interrupt is disabled.)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
0
Not implemented.
0
0
Interrupt priority level
selection bits
Interrupt request bit
0
Un-
defined
0: No interrupt request has occurred.
1: Interrupt request has occurred.
0: Interrupt request bit is set to “1” at “H”
level when level sense is selected;
this bit is set to “1” at falling edge
when edge sense is selected.
1: Interrupt request bit is set to “1” at “L”
level when level sense is selected;
this bit is set to “1” at rising edge
when level sense is selected.
b7 b6 b5 b4 b3 b2 b1 b0
Bit
Bit name
Functions
RW
0
2
3
1
RW
0
RW
0
Interrupt priority level
selection bits
Interrupt request bit (Note)
0: No interrupt request has occurred.
1: Interrupt request has occurred.
0
RW
4
5
Polarity selection bit
Level sense/Edge sense
selection bit
0: Edge sense
1: Level sense
RW
0
0
At reset
6
7
Un-
defined
Not implemented.
Note: The interrupt request bits of INT0 to INT2/Key input interrupts are ignored when the level sense is selected.
RW
RW
RW
RW
RW
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com