7733 datasheet(119/940 Pages) RENESAS

119 / 940 page

TIMER A

7733 Group User’s Manual

6–8

6.2.5 Port P5 and port P6 direction registers

I/O pins of timers A0 to A3 are multiplexed with port P5, and I/O pins of timer A4 are multiplexed with port

P6. When using these pins as timer Ai’s input pins, set the corresponding bits of the port P5 and port P6

direction registers to “0” in order to set these ports for the input mode. When using these pins as timer

Ai’s output pins, these pins are forcibly set to output pins of timer Ai independent of the direction registers’

contents. Figure 6.2.5 shows the relationship between the port P5 and port P6 direction registers and the

timer Ai’s I/O pins.

6.2 Block description

Fig. 6.2.5 Relationship between port P5 and port P6 direction registers and timer Ai’s I/O pins

Bit

Corresponding pin name

Functions

Pin P50/TA0OUT

Pin P52/TA1OUT

Pin P53/TA1IN

Pin P54/TA2OUT

Pin P56/TA3OUT

0: Input mode

1: Output mode

When using these pins

as timer Ai’s input pins,

set the corresponding

bits to “0.”

Pin P55/TA2IN

Port P5 direction register (address D16)

Pin P51/TA0IN

Pin P57/TA3IN

At reset

Pin P60/TA4OUT

Pin P62/INT0

Pin P63/INT1

Pin P64/INT2

Pin P66/TB1IN

Pin P65/TB0IN

Port P6 direction register (address 1016)

Pin P61/TA4IN

Pin P67/TB2IN/

f SUB

represents that bits 2 to 7 are not used for timer A.

Corresponding pin name

Functions

Bit

At reset

0: Input mode

1: Output mode

When using these pins

as timer Ai’s input pins,

set the corresponding

bits to “0.”

7733 データシート(PDF) 119 Page - Renesas Technology Corp

7733 データシート(HTML) 119 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード