| データシートサーチシステム |
|
SLG46110V データシート(PDF) 42 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46110V データシート(HTML) 42 Page - Dialog Semiconductor |
|
42 / 82 page ![]() 000-0046110-106 Page 41 of 81 SLG46110 10.6 Programmable Delay Timing Diagram - Edge Detector Output Note: For delays and widths refer to Table 4. 10.6.1 Programmable Delay Register Settings Figure 16. Edge Detector Output Figure 17. Delayed Edge Detector Output Table 35. Programmable Delay Register Settings Signal Function Register Bit Address Register Definition Programmable delay or filter output select reg <485> 0: programmable delay output 1: filter output Select the edge mode of programmable delay & edge detector reg <487:486> 00: Rising Edge Detector 01: Falling Edge Detector 10: Both Edge Detector 11: Both Edge Delay time1 Edge Detector Output IN Rising Edge Detector Falling Edge Detector Both Edge Detector Both Edge Delay time1 time1 can be set by register Delayed Edge Detector Output Delayed Rising Edge Detector Delayed Falling Edge Detector Delayed Both Edge Detector Delayed Both Edge Delay time2 time2 time1 can be set by register time2 is a fixed value IN time1 time1 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |