SLG46110V datasheet(66/82 Pages) DIALOG

66 / 82 page

000-0046110-106

Page 65 of 81

SLG46110

16.0 Appendix A - SLG46110 Register Definition

Address

Signal Function

reg <4:0>

Matrix Out: PIN3 Digital Output Source

reg <9:5>

Matrix Out: PIN4 Digital Output Source

reg <14:10>

Matrix Out: PIN6 Digital Output Source

reg <19:15>

Matrix Out: Output Enable of PIN6

reg <24:20>

Matrix Out: In0 of LUT2_0 or Clock Input of DFF0

reg <29:25>

Matrix Out: In1 of LUT2_0 or Data Input of DFF0

reg <34:30>

Matrix Out: In0 of LUT2_1 or Clock Input of DFF1

reg <39:35>

Matrix Out: In1 of LUT2_1 or Data Input of DFF1

reg <44:40>

Matrix Out: In0 of LUT2_2

reg <49:45>

Matrix Out: In1 of LUT2_2

reg <54:50>

Matrix Out: In0 of LUT2_3

reg <59:55>

Matrix Out: In1 of LUT2_3

reg <64:60>

Matrix Out: In0 of LUT3_0 or Clock Input of DFF2

reg <69:65>

Matrix Out: In1 of LUT3_0 or Data Input of DFF2

reg <74:70>

Matrix Out: In2 of LUT3_0 or Resetb Input of DFF2

reg <79:75>

Matrix Out: In0 of LUT3_1 or Clock Input of DFF3

reg <84:80>

Matrix Out: In1 of LUT3_1 or Data Input of DFF3

reg <89:85>

Matrix Out: In2 of LUT3_1 or Resetb(Setb) of DFF3

reg <94:90>

Matrix Out: In0 of LUT3_2

reg <99:95>

Matrix Out: In1 of LUT3_2

reg <104:100>

Matrix Out: In2 of LUT3_2

reg <109:105>

Matrix Out: In0 of LUT3_3

reg <114:110>

Matrix Out: In1 of LUT3_3

reg <119:115>

Matrix Out: In2 of LUT3_3

reg <124:120>

Matrix Out: In0 of LUT3_4 or Input of Pipe delay

reg <129:125>

Matrix Out: In1 of LUT3_4 or Resetb of Pipe delay

reg <134:130>

Matrix Out: In2 of LUT3_4 or Clock of Pipe delay

reg <139:135>

Matrix Out: In0 of LUT4_0 or Input for delay2 (Counter2)

external clock

reg <144:140>

Matrix Out: In1 of LUT4_0 or Input for delay2 data

(counter2 reset)

reg <149:145>

Matrix Out: In2 of LUT4_0

reg <154:150>

Matrix Out: In3 of LUT4_0

reg <159:155> Matrix Out: Input for delay0 data (counter0 reset)

reg <164:160>

Matrix Out: Input for delay1 data (counter1 reset)

reg <169:165>

Matrix Out: Input for delay0/1 (Counter0/1) external

clock

reg <174:170>

Matrix Out: Input for delay3 (Counter3) external clock

reg <179:175> Matrix Out: pdb(power down) for ACMP0

reg <184:180> Matrix Out: pdb(power down) for ACMP1

reg <189:185>

Matrix Out: Input for programmable delay (deglitch filter

input)

SLG46110V データシート(PDF) 66 Page - Dialog Semiconductor

SLG46110V データシート(HTML) 66 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

データシートダウンロード