データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SLG46110V データシート(PDF) 67 Page - Dialog Semiconductor

部品番号 SLG46110V
部品情報  Data Communications Equipment
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  DIALOG [Dialog Semiconductor]
ホームページ  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG46110V データシート(HTML) 67 Page - Dialog Semiconductor

Back Button SLG46110V Datasheet HTML 63Page - Dialog Semiconductor SLG46110V Datasheet HTML 64Page - Dialog Semiconductor SLG46110V Datasheet HTML 65Page - Dialog Semiconductor SLG46110V Datasheet HTML 66Page - Dialog Semiconductor SLG46110V Datasheet HTML 67Page - Dialog Semiconductor SLG46110V Datasheet HTML 68Page - Dialog Semiconductor SLG46110V Datasheet HTML 69Page - Dialog Semiconductor SLG46110V Datasheet HTML 70Page - Dialog Semiconductor SLG46110V Datasheet HTML 71Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 82 page
background image
000-0046110-106
Page 66 of 81
SLG46110
reg <194:190> Matrix Out: Power down for osc
reg <199:195> Matrix Out: PIN8 Digital Output Source
reg <204:200> Matrix Out: PIN9 Digital Output Source
reg <209:205>
Matrix Out: PIN10 Digital Output Source
reg <214:210> Matrix Out: Output Enable of PIN10
reg <219:215>
Matrix Out: PIN12 Digital Output Source
reg <223:220>
Reserved
Reserved
DFF0/Latch
reg <227:224>
reg <224> DFF0 or Latch select
0: DFF function
1: Latch function
reg <225> DFF0 output select
0: Q output
1: nQ output
reg <226> DFF0 initial polarity select
0: Low
1: High
reg <227> Unused if DFF/Latch selected
Unused
DFF1/Latch
reg <231:228>
reg <228> DFF1 or Latch select
0: DFF function
1:Latch function
reg <229> DFF1 output select
0: Q output
1: nQ output
reg <230> DFF1 initial polarity select
0: Low
1:High
reg <231> Unused if DFF/Latch selected
Unused
LUT2_2 data
reg <235:232>
LUT2_2 data
LUT2_2 data
LUT2_1 data
reg <239:236>
LUT2_1 data
LUT2_1 data
LUT2_0/DFF0
reg <240>
LUT2_0 or DFF0 select
0: LUT2_0
1: DFF0
LUT2_1/DFF1
reg <241>
LUT2_1 or DFF1 select
0: LUT2_1
1: DFF1
LUT3_0 or DFF2/Latch
reg <249:242>
reg <242> DFF2 or Latch select
0: DFF function
1: Latch function
reg <243> DFF2 output select
0: Q output
1: nQ output
reg <244> DFF2 rstb/setb select
0: resetb from matrix output
1: setb from matrix output
reg <245> DFF2 initial polarity select
0: Low
1: High
reg <249:246> Unused if DFF/Latch selected
Unused
Register Bit
Address
Signal Function
Register Bit Definition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com