データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS5014 データシート(PDF) 30 Page - Cirrus Logic

部品番号 CS5014
部品情報  16,14 & 12-BIT SELF CALIBRATING A/D CONVERTERS
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5014 データシート(HTML) 30 Page - Cirrus Logic

Back Button CS5014 Datasheet HTML 26Page - Cirrus Logic CS5014 Datasheet HTML 27Page - Cirrus Logic CS5014 Datasheet HTML 28Page - Cirrus Logic CS5014 Datasheet HTML 29Page - Cirrus Logic CS5014 Datasheet HTML 30Page - Cirrus Logic CS5014 Datasheet HTML 31Page - Cirrus Logic CS5014 Datasheet HTML 32Page - Cirrus Logic CS5014 Datasheet HTML 33Page - Cirrus Logic CS5014 Datasheet HTML 34Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 40 page
background image
Clock Feedthrough in the CS5014 and CS5016
Maintaining the integrity of analog signals in the
presence of digital switching noise is a difficult
problem. The CS5014/16 can be synchronized to
the digital system using the CLKIN input to
avoid conversion errors due to asynchronous in-
terference. However, digital interference will still
affect sampling purity due to coupling between
the CS5014/16’s analog input and master clock.
The effect of clock feedthrough depends on the
sampling conditions. If the sampling signal at the
HOLD input is synchronized to the master clock,
clock feedthrough will appear as a dc offset at the
CS5014/16’s output. The offset could theoreti-
cally reach the peak coupling magnitude
(Figure 34), but the probability of this occurring
is small since the peaks are spikes of short dura-
tion.
If sampling is performed asynchronously with the
master clock, clock feedthrough will appear as an
ac error at the CS5014/16’s output. With a fixed
Analog Input
Source Impedance
200
25
50
50
50
4MHz
2MHz
Master Clock
Clock Feedthrough
Int/Ext
Freq
Internal
External
External
External
External
2MHz
4MHz
4MHz
RMS
Peak-to-Peak
15uV
25uV
40uV
25uV
80uV
70uV
110uV
150uV
110uV
325uV
Figure 35. Examples of Measured Clock Feedthrough
Signal
Amplitude
Relative to
Full Scale
dc
Input Frequency
0dB
-20dB
-40dB
-60dB
-80dB
-100dB
-120dB
28 kHz
Sampling Rate: 56 kHz
Full Scale: 9V p-p
S/(N+D): 81.5 dB
12 kHz
Figure 3
0. CS5014 FFT plot with 12 kHz
Full
-scale Input
Signal
Amplitude
Relative to
Full Scale
dc
Input Frequency
0dB
-20dB
-40dB
-60dB
-80dB
-100dB
-120dB
25 kHz
Sampling Rate: 50 kHz
Full Scale: 9V p-p
S/(N+D): 84.3 dB
12 kHz
Figure 3
2. CS5016 FFT plot with 12 kHz
Full
-scale Input
Signal
Amplitude
Relative to
Full Scale
dc
Input Frequency
0dB
-20dB
-40dB
-60dB
-80dB
-100dB
-120dB
25 kHz
Sampling Rate: 50 kHz
Full Scale: 9V p-p
S/(N+D): 71.9 dB
12 kHz
Figure 3
3. CS5016 FFT plot with 12 kHz
-20 dB Input
Signal
Amplitude
Relative to
Full Scale
dc
Input Frequency
0dB
-20dB
-40dB
-60dB
-80dB
-100dB
-120dB
28 kHz
Sampling Rate: 56 kHz
Full Scale: 9V p-p
S/(N+D): 64.6 dB
12 kHz
Figure 3
1. CS5014 FFT plot with 12 kHz
-20 dB Input
CS5012A, CS5014, CS5016
2-36
DS14F8
CS5012A CS5014 CS5016
30
DS14F9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com