データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS5014 データシート(PDF) 36 Page - Cirrus Logic

部品番号 CS5014
部品情報  16,14 & 12-BIT SELF CALIBRATING A/D CONVERTERS
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5014 データシート(HTML) 36 Page - Cirrus Logic

Back Button CS5014 Datasheet HTML 32Page - Cirrus Logic CS5014 Datasheet HTML 33Page - Cirrus Logic CS5014 Datasheet HTML 34Page - Cirrus Logic CS5014 Datasheet HTML 35Page - Cirrus Logic CS5014 Datasheet HTML 36Page - Cirrus Logic CS5014 Datasheet HTML 37Page - Cirrus Logic CS5014 Datasheet HTML 38Page - Cirrus Logic CS5014 Datasheet HTML 39Page - Cirrus Logic CS5014 Datasheet HTML 40Page - Cirrus Logic  
Zoom Inzoom in Zoom Outzoom out
 36 / 40 page
background image
VREF – Voltage Reference, PIN
31.
The analog reference voltage which sets the analog input range. It represents positive full scale for
both bipolar and unipolar operation, and its magnitude sets negative full scale in bipolar mode.
Digital Outputs
D0 through D15 – Data Bus Outputs, PINS 2 thru
8, 10, 14, 16 thru 22.
3-state output pins. Enabled by CS and RD, they offer the converter’s output in a format
consistent with the state of BW if A0 is high. If A0 is low, bits D0-D7 offer status register data.
EOT – End Of Track, PIN
41.
If low, indicates that enough time has elapsed since the last conversion for the device to acquire
the analog input signal.
EOC – End Of Conversion, PIN
42.
This output indicates the end of a conversion or calibration cycle. It is high during a conversion
and will fall to a low state upon completion of the conversion cycle indicating valid data is
available at the output. Returns high on the first subsequent read or the start of a new conversion
cycle.
SDATA – Serial Output, PIN
44.
Presents each output data bit after it is determined by the successive approximation algorithm.
Valid on the rising edge of SCLK, data appears MSB first, LSB last, and each bit remains valid
until the next bit appears.
SCLK – Serial Clock Output, PIN
43.
Used to clock converted output data serially from the CS5012A/14/16. Serial data is stable on the
rising edge of SCLK.
Analog Outputs
REFBUF – Reference Buffer Output, PIN
32.
Reference buffer output. A 0.1
µF ceramic capacitor must be tied between this pin and VA-.
Miscellaneous
TST – Test, PIN 3
5.
Allows access to the CS5012A/14/16’s test functions which are reserved for factory use. Must be
tied to DGND.
CS5012A, CS5014, CS5016
DS14F8
2-43
CS5012A CS5014 CS5016
36
DS14F9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com