XRT83SL34 datasheet(49/80 Pages) EXAR

49 / 80 page

XRT83SL34

QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PRELIMINARY

REV. P1.0.8

TABLE 20: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION

0000001

0010001

0100001

0110001

CHANNEL_n

CHANNEL_0

CHANNEL_1

CHANNEL_2

CHANNEL_3

FUNCTION

TYPE

RESET

VALUE

BIT #NAME

RXTSEL_n

Receiver Termination Select: In Host mode, this bit is used

to select between the internal and external line termination

modes for the receiver according to the following table;

R/W

TXTSEL_n

Transmit Termination Select: In Host mode, this bit is used

to select between the internal and external line termination

modes for the transmitter according to the following table;

R/W

TERSEL1_n

Termination Impedance Select1:

In Host mode and in internal termination mode, (TXTSEL = “1”

and RXTSEL = “1”) TERSEL[1:0] control the transmit and

receive termination impedance according to the following

table;

In the internal termination mode, the receiver termination of

each receiver is realized completely by internal resistors or by

the combination of internal and one fixed external resistor.

In the internal termination mode, the transmitter output should

be AC coupled to the transformer.

R/W

TERSEL0_n

Termination Impedance Select bit 0:

See description of bit D5 for the function of this bit.

R/W

RXTSEL

RX Termination

External

Internal

TXTSEL

TX Termination

External

Internal

TERSEL1 TERSEL0

Termination

100

Ω

110

Ω

120

Ω

XRT83SL34 データシート(PDF) 49 Page - Exar Corporation

XRT83SL34 データシート(HTML) 49 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

データシートダウンロード