XRT83SL34 datasheet(50/80 Pages) EXAR

50 / 80 page

XRT83SL34

QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. P1.0.8

PRELIMINARY

JASEL1_n

Jitter Attenuator select bit 1: The JASEL1 and JASEL0 bits

are used to disable or place the jitter attenuator of each chan-

nel independently in the transmit or receive path.

R/W

JASEL0_n

Jitter Attenuator select bit 0: See description of bit D3 for the

function of this bit.

R/W

JABW_n

Jitter Attenuator Bandwidth Select: In E1 mode, set this bit

to “1” to select a 1.5Hz Bandwidth for the Jitter Attenuator. The

FIFO length will be automatically set to 64 bits. Set this bit to

“0” to select 10Hz Bandwidth for the Jitter Attenuator in E1

mode. In T1 mode the Jitter Attenuator Bandwidth is perma-

nently set to 3Hz, and the state of this bit has no effect on the

Bandwidth.

R/W

FIFOS_n

FIFO Size Select: See table of bit D1 above for the function of

this bit.

R/W

TABLE 20: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION

JASEL1

bit D3

JASEL0

bit D2

JA Path

JA Disabled

JA in Transmit Path

JA in Receive Path

FIFOS_n

bit D0

JABW

bit D1

Mode

FIFO

Size

1.5

JA B-W

XRT83SL34 データシート(PDF) 50 Page - Exar Corporation

XRT83SL34 データシート(HTML) 50 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

データシートダウンロード