データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

VNF1048F データシート(PDF) 24 Page - STMicroelectronics

部品番号 VNF1048F
部品情報  High-side switch controller with intelligent fuse protection for 12 V, 24 V and 48 V automotive applications
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VNF1048F データシート(HTML) 24 Page - STMicroelectronics

Back Button VNF1048F Datasheet HTML 20Page - STMicroelectronics VNF1048F Datasheet HTML 21Page - STMicroelectronics VNF1048F Datasheet HTML 22Page - STMicroelectronics VNF1048F Datasheet HTML 23Page - STMicroelectronics VNF1048F Datasheet HTML 24Page - STMicroelectronics VNF1048F Datasheet HTML 25Page - STMicroelectronics VNF1048F Datasheet HTML 26Page - STMicroelectronics VNF1048F Datasheet HTML 27Page - STMicroelectronics VNF1048F Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 49 page
background image
Table 25. Output data byte 1
MSB
LSB
D23
D22
D21
D20
D19
D18
D17
D16
Table 26. Output data byte 2
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
Table 27. Output data byte 3
MSB
LSB
D7
D6
D5
D4
D3
D2
D1
D0
6.4
Operating code definition
The SPI interface features four different addressing modes which are listed in Table 28.
Table 28. Operating codes
OC1
OC0
Meaning
0
0
Write operation
0
1
Read operation
1
0
Read and clear status operation
1
1
Read device information
6.5
Write mode
The write mode of the device allows to write the content of the input data byte into the addressed register (see list
of registers in Table 33. RAM memory map). Incoming data are sampled on the rising edge of the serial clock
(SCK), MSB first.
During the same sequence outgoing data are shifted out MSB first on the falling edge of the CSN pin and
subsequent bits on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte,
second, third and forth bytes to the previous content of the addressed register. Unused bits will be always read as
0.
Figure 10. SPI write operation
0
0
SDI
SDO
CSN
MSB
Address
Command Byte
(8 bits)
Global Status Byte
MSB
LSB
LSB
MSB
MSB
(previous content of register)
Data
(24 bits)
Data
LSB
LSB
GADG1010171330PS
VNF1048F
SPI functional description
DS13084 - Rev 8
page 24/49



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com