データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

VNF1048F データシート(PDF) 3 Page - STMicroelectronics

部品番号 VNF1048F
部品情報  High-side switch controller with intelligent fuse protection for 12 V, 24 V and 48 V automotive applications
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VNF1048F データシート(HTML) 3 Page - STMicroelectronics

  VNF1048F Datasheet HTML 1Page - STMicroelectronics VNF1048F Datasheet HTML 2Page - STMicroelectronics VNF1048F Datasheet HTML 3Page - STMicroelectronics VNF1048F Datasheet HTML 4Page - STMicroelectronics VNF1048F Datasheet HTML 5Page - STMicroelectronics VNF1048F Datasheet HTML 6Page - STMicroelectronics VNF1048F Datasheet HTML 7Page - STMicroelectronics VNF1048F Datasheet HTML 8Page - STMicroelectronics VNF1048F Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 49 page
background image
Table 1. Pin functions
Pin #
Name
Function
TAB
GND
TAB connection must be to ground. TAB is not intended as device reference ground (dedicated pin shall
be used).
1
VSPI
DC supply input for the SPI interface. 3.3 V and 5 V compatible.
2
CSN
Chip select not (active low) for SPI communication. It is the selection pin of the device. CMOS compatible
input.
3
SDI
Serial data input for SPI communication. Data is transferred serially into the device on the SCK rising
edge.
4
SDO
Serial data output for SPI communication. Data is transferred serially out of the device on the SCK falling
edge.
5
SCK
Serial clock for SPI communication. It is a CMOS compatible input.
6
DIAG
Open-drain logic output. Diagnostic feedback. DIAG = '0' if (SR1.WAKEUPM = '1') or (GSB.DIAGS = '1') or
(GSB.DE = '1') else '1'
7
TEST1
Test mode pin 1- must be connected to the ground.
8
TEST2
Test mode pin 2- must be connected to the ground.
9
NC
Not connected pin.
10
HWLO
Active high input pin compatible with 3.3 V and 5 V CMOS; it causes transitions to states where the
registers are locked from writing.
11
NC
Not connected pin.
12
V3V3
Output of the 3.3 V internal LDO voltage regulator (logic and I/O supply).
Connect a low ESR capacitor (1 μF) close to this pin.
13
GND
Ground connection.
14-17
NC
Not connected pin.
18
NTC_M
Negative input pin for external NTC resistor.
19
NTC
Positive input pin for external NTC resistor.
20
ISNS_N
Current sense amplifier negative input.
21
ISNS_P
Current sense amplifier positive input.
22
NC
Not connected pin.
23
OUT
External FET source connection.
24
HS_GATE Output of the gate driver for the external FET.
25
VS
Input supply pin. Connect to the 12 V, 24 V, 48 V battery voltage.
26
NC
Not connected pin.
27
CP
Charge pump output.
28
CP2P
Charge pump–Positive terminal of the flying capacitor CP2.
29
CP2M
Charge pump–Negative terminal of the flying capacitor CP2.
30
CP1P
Charge pump–Positive terminal of the flying capacitor CP1.
31
CP1M
Charge pump–Negative terminal of the flying capacitor CP1.
32
NC
Not connected pin.
VNF1048F
Block diagram and pin description
DS13084 - Rev 8
page 3/49



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com