L99DZ81EP_V01 datasheet(8/62 Pages) STMICROELECTRONICS

8 / 62 page

Block diagram and pin description

L99DZ81EP

8/62

DocID023145 Rev 2

2, 46, 51, 52

VS1

Power supply voltage for power stage outputs (external reverse

protection required): for this input a ceramic capacitor as close as

possible to GND is recommended. VS1 supplies OUT7-10 and the

internal VS supply, VS2 supplies OUT4-6.

Important: For the capability of driving the full current at the outputs

all pins of VS must be externally connected!

11, 12, 23, 36,

VS2

19, 20, 21, 22

OUT4

Half-bridge outputs 4,5,6: the output is built by a high side and a low

side switch, which are internally connected. The output stage of both

switches is a power DMOS transistor. Each driver has an internal

parasitic reverse diode (bulk-drain-diode: high side driver from output

to VS, low side driver from GND to output). This output is over current

and open load protected.

27, 28, 29, 30

OUT5

24, 25

OUT6

Serial data output: the diagnosis data is available via the SPI and this

3-state-output. The output remains in 3-state, if the chip is not

selected by the input CSN (CSN = high).

Current monitor output: depending on the selected multiplexer bits of

the Control Register this output sources an image of the instant

current through the corresponding high side driver with a fixed ratio.

CSN

Chip-Select-Not input: this input is low active and requires CMOS

logic levels. The serial data transfer between the device and the

micro controller is enabled by pulling the input CSN to low level.

Serial data input: the input requires CMOS logic levels and receives

serial data from the microcontroller. The data is a 24 bit control word

and the most significant bit (MSB, bit 23) is transferred first.

CLK

Serial clock input: this input controls the internal shift register of the

SPI and requires CMOS logic levels.

DIR

Direction Input: this input controls the H-Bridge Drivers.

VCC

Supply Voltage: 5 V supply. A ceramic capacitor as close as possible

to GND is recommended.

OUT9

High-side-driver output 9: the output is built by a high side switch and

is intended for resistive loads; hence the internal reverse diode from

GND to the output is missing. For ESD reason a diode to GND is

present but the energy which can be dissipated is limited. The high-

side driver is a power DMOS transistor with an internal parasitic

reverse diode from the output to VS (bulk-drain-diode). The output is

over current and open load protected.

PWMH

PWMH input: this input signal can be used to control the H-Bridge

Gate drivers.

3, 43, 45, 48,

49, 50, 53, 54,

55, 56, 59, 60

Not connected.

62, 63

OUT7

High side driver output 8: see OUT9.

Important: This output can be configured to supply a bulb with low on-

resistance or a LED with higher on-resistance in a different

application.

OUT8

OUT10

High-side-driver-output 10: see OUT9.

Table 2. Pin definitions and functions (continued)

Symbol

Function

L99DZ81EP データシート(PDF) 8 Page - STMicroelectronics

L99DZ81EP データシート(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

データシートダウンロード