LM2507 datasheet(1/22 Pages) NSC

部品番号	LM2507

部品情報	Low Power Mobile Pixel Link (MPL) Level 0, 16-bit CPU Display interface Serializer and Deserializer

PDF	22 Pages

Scroll/Zoom	100%

メーカー	NSC [National Semiconductor (TI)]

ホームページ	http://www.national.com

Logo

1 / 22 page

LM2507

Low Power Mobile Pixel Link (MPL) Level 0, 16-bit CPU

Display interface Serializer and Deserializer

General Description

The LM2507 device adapts i80 CPU style display interfaces

to the Mobile Pixel Link (MPL) Level zero serial link. When

using smart CPU type interfaces, two chip selects support a

main and sub display. A mode pin configures the device as a

Master (MST) or Slave (SLV) so the same chip can be used

on both sides of the interface.

The interconnect is reduced from 21 signals to only 3 active

signals with the LM2507 chipset easing flex interconnect

design, size constraints and cost.

The LM2507 in MST mode resides beside an application,

graphics or baseband processor and translates a parallel

bus from LVCMOS levels to serial Mobile Pixel Link levels for

transmission over a flex cable (or coax) and PCB traces to

the SLV located near the display module(s).

When the Power_Down (PD*) input is asserted on the Mas-

ter, the MDn and MC line drivers are powered down to save

current. The Slave is controlled by a separate Power_Down

input.

The LM2507 implements the physical layer of the MPL Level

0 Standard (MPL-0) and a 150 µA I

B current (Class 0).

Features

n

CPU Display Interface support up to

800 x 300 1⁄2SVGA formats

n

Dual displays supported – CS1* & CS2*

n

MPL-Level 0 Physical Layer using two data and one

clock signal

n

Low Power Consumption

n

Pinout mirroring enables straight through layout with

minimal vias

n

Level translation between host and display

n

Link power down mode reduces quiescent power

under < 10 µA

n

1.74V to 2.0V core / analog supply voltage range

n

1.74V to 3.0V I/O supply voltage range

System Benefits

n

Small Interface

n

Low Power

n

Low EMI

n

Intrinsic Level Translation

Typical Application Diagram - CPU Mode

20186001

August 2006

DS201860

www.national.com

同様の部品番号 - LM2507

メーカー	部品番号	データシート	部品情報
STMicroelectronics	LM250	103Kb / 7P	THREE-TERMINAL 3 A ADJUSTABLE VOLTAGE REGULATORS Mar-1993
National Semiconductor ...	LM25005	760Kb / 21P	42V, 2.5A STEP-DOWN SWITCHING REGULATOR
National Semiconductor ...	LM25005	414Kb / 22P	42V, 2.5A Step-Down Switching Regulator
Texas Instruments	LM25005	949Kb / 28P	LM25005 42V, 2.5A Step-Down Switching Regulator
Texas Instruments	LM25005	616Kb / 30P	LM25005 42V, 2.5A Step-Down Switching Regulator REVISED MARCH 2013

More results

同様の説明 - LM2507

メーカー	部品番号	データシート	部品情報
National Semiconductor ...	LM2501	302Kb / 14P	Mobile Pixel Link (MPL) Camera Interface Serializer and Deserializer
	LM2502	1Mb / 27P	Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer
	LM2506	851Kb / 19P	Low Power Mobile Pixel Link (MPL) Level 0, 18-bit RGB Display Interface Serializer and Deserializer
	LM2512	903Kb / 22P	Mobile Pixel Link Level 0, 24-Bit RGB Display Interface Serializer with Dithering and Look Up Table Option
	LM2512A	448Kb / 22P	Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
Texas Instruments	LM4308	989Kb / 28P	LM4308 Mobile Pixel Link Two (MPL-2) 18-bit CPU Display Interface Master/Slave
	LM4308GR_NOPB	1Mb / 33P	LM4308 Mobile Pixel Link Two (MPL-2) ??18-bit CPU Display Interface Master/Slave
	LM2512ASN	1Mb / 28P	LM2512A Mobile Pixel Link (MPL-1), 24 Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
	LM2502	1Mb / 31P	Mobile Pixel Link Display Interface Serializer and Deserializer
	LM2512A	1Mb / 28P	Mobile Pixel Link RGB Display Interface Serializer