データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

7733 データシート(PDF) 304 Page - Renesas Technology Corp

部品番号 7733
部品情報  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 データシート(HTML) 304 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 300Page - Renesas Technology Corp 7733 Datasheet HTML 301Page - Renesas Technology Corp 7733 Datasheet HTML 302Page - Renesas Technology Corp 7733 Datasheet HTML 303Page - Renesas Technology Corp 7733 Datasheet HTML 304Page - Renesas Technology Corp 7733 Datasheet HTML 305Page - Renesas Technology Corp 7733 Datasheet HTML 306Page - Renesas Technology Corp 7733 Datasheet HTML 307Page - Renesas Technology Corp 7733 Datasheet HTML 308Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 304 / 940 page
background image
WATCHDOG TIMER
7733 Group User’s Manual
10-7
Table 10.2.2 Watchdog timer’s operation and bit state related to oscillation circuit control
Bit state related to oscillation circuit control
10.2 Operation description
Port-Xc selection bit
(Bit 4 at address 6C16)
0
1
System clock
selection bit
(Bit 3 at address 6C16)
0
1
0
1
Main clock external
input selection bit
(Bit 1 at address 6F16)
0
1
0
1
0
1
0
1
Sub clock external
input selection bit
(Bit 2 at address 6F16)
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Watchdog
timer’s operation
b
a
b
a
b
a
b
a
b
a
Note: For each bit’s function, refer to Figures 10.2.1 and 10.2.2. For the procedure of writing to the main
clock external input selection bit and the sub clock external input selection bit, refer to Figure 10.2.3.
10.2.3 Operation in wait mode
When the system clock stop bit at wait state (bit 5 at address 6C16 ; Refer to Figure 10.2.1.) = “1,” the
watchdog timer stops operating in the wait mode. Furthermore, after the wait mode is terminated, the
watchdog timer restarts counting from the same state as that before the watchdog timer stops.
When the system clock stop bit at wait state = “0,” the watchdog timer does not stop.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com