データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

WM9090ECS/R データシート(PDF) 43 Page - Wolfson Microelectronics plc

部品番号 WM9090ECS/R
部品情報  Ultra Low Power Audio Subsystem
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  WOLFSON [Wolfson Microelectronics plc]
ホームページ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM9090ECS/R データシート(HTML) 43 Page - Wolfson Microelectronics plc

Back Button WM9090ECS/R Datasheet HTML 39Page - Wolfson Microelectronics plc WM9090ECS/R Datasheet HTML 40Page - Wolfson Microelectronics plc WM9090ECS/R Datasheet HTML 41Page - Wolfson Microelectronics plc WM9090ECS/R Datasheet HTML 42Page - Wolfson Microelectronics plc WM9090ECS/R Datasheet HTML 43Page - Wolfson Microelectronics plc WM9090ECS/R Datasheet HTML 44Page - Wolfson Microelectronics plc WM9090ECS/R Datasheet HTML 45Page - Wolfson Microelectronics plc WM9090ECS/R Datasheet HTML 46Page - Wolfson Microelectronics plc WM9090ECS/R Datasheet HTML 47Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 81 page
background image
Production Data
WM9090
w
PD, November 2010, Rev 4.1
43
POWER SEQUENCES AND POP SUPPRESSION CONTROL
The WM9090 incorporates a number of features, including Wolfson’s SilentSwitch™ technology,
designed to suppress pops normally associated with Start-Up, Shut-Down or signal path control. To
achieve maximum benefit from these features, careful attention is required to the sequence and
timing of these controls. Note that, under the recommended usage conditions of the WM9090, these
features will be configured by running the default Start-Up and Shut-Down sequences as described in
the “Control Write Sequencer” section. In these cases, the user does not need to set these register
fields directly. Additional bias controls, also pre-programmed into Control Write Sequencer, are
described in the “Reference Voltages and Master Bias” section.
INPUT VMID CLAMPS
The analogue inputs are biased to VMID in normal operation. In order to avoid audible pops caused
by enabling the inputs, the WM9090 can clamp the input pins to VMID when the relevant input stage
is disabled. This allows pre-charging of the input AC coupling capacitors during power-up.
The Input VMID Clamps connect the input pins to a buffered VMID reference. The buffered VMID
reference is enabled by setting VMID_BUF_ENA. The VMID Clamp is enabled on each pair of input
pins independently using the register bits defined in Table 23.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R22 (16h)
IN1 Line Control
0
IN1_CLAMP
1
IN1P and IN1N input pad VMID clamp
0 = Clamp de-activated
1 = Clamp activated
R23 (17h)
IN2 Line Control
0
IN2_CLAMP
1
IN2P and IN2N input pad VMID clamp
0 = Clamp de-activated
1 = Clamp activated
R57 (39h)
AntiPOP2
3
VMID_BUF_ENA
1
VMID Buffer Enable
0 = Disabled
1 = Enabled
Table 23 Input VMID Clamps
HEADPHONE ENABLE/DISABLE
The ground-referenced headphone outputs implement Wolfson’s SilentSwitch™ technology to
minimise pop noise associated with enabling and disabling. The output pins HPOUTL and HPOUTR
are shorted to GND by default while the individual driver stages are enabled. As a final step the short
circuit is
then removed on each of these paths by setting the applicable fields
HPOUT1L_RMV_SHORT and HPOUT1R_RMV_SHORT.
The ground-referenced Headphone output drivers are designed to suppress pops and clicks when
enabled or disabled. However, it is necessary to control the drivers in accordance with a defined
sequence in start-up and shut-down to achieve the pop suppression. It is also necessary to schedule
the DC Servo offset correction at the appropriate point in the sequence (see “DC Servo”). Table 24
and Table 25 describe the recommended sequences for enabling and disabling these output drivers.
SEQUENCE
HEADPHONE ENABLE
Step 1
HPOUT1L_ENA = 1
HPOUT1R_ENA = 1
Step 2
HPOUT1L_DLY = 1
HPOUT1R_DLY = 1
Step 3
DC offset correction
Step 4
HPOUT1L_OUTP = 1
HPOUT1L_RMV_SHORT = 1
HPOUT1R_OUTP = 1
HPOUT1R_RMV_SHORT = 1
Table 24 Headphone Output Enable Sequence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com