| データシートサーチシステム |
|
LAN9500AI データシート(PDF) 102 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9500AI データシート(HTML) 102 Page - Microchip Technology |
|
102 / 213 page ![]() LAN950x DS00001875A-page 102 2010 - 2015 Microchip Technology Inc. FIGURE 5-31: GPIOS 0-7 WAKE DETECTION LOGIC (LAN9500/LAN9500I) Note: The IME bit is in the Hardware Configuration Register (HW_CFG). General Purpose IO Configuration Reg- ister (GPIO_CFG) and General Purpose IO Wake Enable and Polarity Register (GPIO_WAKE) must be set accordingly. Diagram does not represent actual hardware implementation. FIGURE 5-32: GPIOS 8-10 WAKE DETECTION LOGIC (LAN9500/LAN9500I) Note: The IME bit is in the Hardware Configuration Register (HW_CFG). General Purpose IO Configuration Reg- ister (GPIO_CFG) and General Purpose IO Wake Enable and Polarity Register (GPIO_WAKE) must be set accordingly. Diagram does not represent actual hardware implementation. GPIOn_INT clear GPIOn GPIOPOLn Latch GPIODIRn GPIODn GPIOENn GPIOWKn GPIOn_DET IME GPIOn_INT clear GPIOn GPIOPOLn Latch GPDIRn GPDn GPCTLn[0] GPIOWKn GPIOn_DET IME GPCTLn[1] |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |