データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN9500AI データシート(PDF) 116 Page - Microchip Technology

部品番号 LAN9500AI
部品情報  LAN950x USB 2.0 to 10/100 Ethernet Controller
PDF  213 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9500AI データシート(HTML) 116 Page - Microchip Technology

Back Button LAN9500AI Datasheet HTML 112Page - Microchip Technology LAN9500AI Datasheet HTML 113Page - Microchip Technology LAN9500AI Datasheet HTML 114Page - Microchip Technology LAN9500AI Datasheet HTML 115Page - Microchip Technology LAN9500AI Datasheet HTML 116Page - Microchip Technology LAN9500AI Datasheet HTML 117Page - Microchip Technology LAN9500AI Datasheet HTML 118Page - Microchip Technology LAN9500AI Datasheet HTML 119Page - Microchip Technology LAN9500AI Datasheet HTML 120Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 213 page
background image
LAN950x
DS00001875A-page 116
 2010 - 2015 Microchip Technology Inc.
7.0
REGISTER DESCRIPTIONS
7.1
Register Nomenclature
Table 7-1 describes the register bit attributes used throughout this document.
7.2
Register Memory Map
TABLE 7-1:
REGISTER BIT TYPES
Register Bit
Type Notation
Register Bit Description
R
Read: A register or bit with this attribute can be read.
W
Write: A register or bit with this attribute can be written.
RO
Read only: Read only. Writes have no effect.
RS
Read to Set: This bit is set on read.
WO
Write only: If a register or bit is write-only, reads will return unspecified data.
WC
Write One to Clear: writing a one clears the value. Writing a zero has no effect.
WAC
Write Anything to Clear: writing anything clears the value.
RC
Read to Clear: Contents is cleared after the read. Writes have no effect.
LL
Latch Low: Clear on read of register.
LH
Latch High: Clear on read of register.
SC
Self-Clearing: Contents is self-cleared after the being set. Writes of zero have no
effect. Contents can be read.
RO/LH
Read Only, Latch High: This mode is used by the Ethernet PHY registers. Bits with
this attribute will stay high until the bit is read. After it a read, the bit will remain high,
but will change to low if the condition that caused the bit to go high is removed. If the
bit has not been read the bit will remain high regardless of if its cause has been
removed.
NASR
Not Affected by Software Reset. The state of NASR bits does not change on
assertion of a software reset.
RESERVED
Reserved Field: Reserved fields must be written with zeros, unless otherwise
indicated, to ensure future compatibility. The value of reserved bits is not guaranteed
on a read.
TABLE 7-2:
LAN950X REGISTER MEMORY MAP
Address
Symbol
Register Name
000h - 0FFh
SCSR
System Control and Status Registers
100h - 1FCh
MCSR
MAC Control and Status Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com