| データシートサーチシステム |
|
DP83902AVF データシート(PDF) 60 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83902AVF データシート(HTML) 60 Page - National Semiconductor (TI) |
|
60 / 70 page ![]() 150 Switching Characteristics AC Specs DP83902A Note All Timing is Preliminary (Continued) Wait State Insertion TLF11157 – 41 Symbol Parameter Min Max Units ews External Wait Setup to T3 0Clock (Note 1) 10 ns ewr External Wait Release Time (Note 1) 15 ns Note 1 The addition of wait states affects the count of deserialized bytes and is limited to a number of bus clock cycles depending on the bus clock and network rates The allowable wait states are found in the table below (Assumes 10 Mbitsec data rate) BSCK (MHz) Max of Wait States Byte Transfer Word Transfer 80 1 10 0 1 12 1 2 14 1 2 16 1 3 18 2 3 20 2 4 Table assumes 10 MHz network clock The number of allowable wait states in byte mode can be calculated using W(byte mode) e 8tnw 45 tbsck b 1 J W e Number of Wait States tnw e Network Clock Period tbsck e BSCK Period The number of allowable wait states in word mode can be calculated using W(word mode) e 5tnw 2 tbsck b 1 J 60 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |