PM7366-PI datasheet(79/286 Pages) PMC

79 / 286 page

RELEASED

PM7366 FREEDM-8

DATA SHEET

PMC-1970930

ISSUE 4

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

9.6.2

Task Priorities

The TMAC must perform a number of tasks concurrently in order to maintain a steady flow of data

through the system. The main tasks of the TMAC are managing the Ready Queue (i.e. removing

chains of data packets from the queue and attaching them to the appropriate per-channel linked

list) and servicing requests for data from the Transmit Packet Interface. The priority of service for

each of the tasks is fixed by the TMAC as follows:-

Top priority is given to servicing ‘expedited’ read requests from the Transmit HDLC Processor

/ Partial Packet Buffer block (THDL).

Second priority is given to removing chains of data packets from the TDRR queue and

attaching them to the appropriate per-channel linked list.

Third priority is given to servicing non-expedited read requests from the THDL.

9.6.3

DMA Transaction Controller

The DMA Transaction Controller coordinates the processing of requests from the THDL with the

reading of data stored in host memory. The reading of a data packet may require a number of

separate host memory transactions, interleaved with transactions of other DMA channels. As well

as reading data from the Host Master Interface, the DMA Transaction Controller initiates read and

write transactions to the PCI Controller block (GPIC) for the purposes of maintaining the data

structures (queues, descriptors, etc.) in host memory.

9.6.4

Read Data Pipeline

The Read Data Pipeline inserts delay in the data stream between the GPIC interface and the

THDL interface to enable the DMA Transaction Controller to generate appropriate control signals

at the Transmit Packet Interface.

9.6.5

Descriptor Information Cache

The Descriptor Information Cache provides the storage for the Transmit Channel Descriptor

Reference (TCDR) Table.

9.6.6

Free Queue Cache

The Free Queue Cache block implements the 6 element TDR Free Queue cache. Caching TDRs

reduces the number of host bus accesses that the TMAC makes.

TDRs are written to the cache one at a time as they are released by the TMAC. The cache is

then flushed to host memory when it becomes full, when a TD with the IOC bit set high is released

or when a TD is released as the result of unprovisioning a channel. The cache controller may

also flush the cache when it contains fewer than six elements or if the pointer index is within six

PM7366-PI データシート(PDF) 79 Page - PMC-Sierra, Inc

PM7366-PI データシート(HTML) 79 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード