データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN9500AI データシート(PDF) 131 Page - Microchip Technology

部品番号 LAN9500AI
部品情報  LAN950x USB 2.0 to 10/100 Ethernet Controller
PDF  213 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9500AI データシート(HTML) 131 Page - Microchip Technology

Back Button LAN9500AI Datasheet HTML 127Page - Microchip Technology LAN9500AI Datasheet HTML 128Page - Microchip Technology LAN9500AI Datasheet HTML 129Page - Microchip Technology LAN9500AI Datasheet HTML 130Page - Microchip Technology LAN9500AI Datasheet HTML 131Page - Microchip Technology LAN9500AI Datasheet HTML 132Page - Microchip Technology LAN9500AI Datasheet HTML 133Page - Microchip Technology LAN9500AI Datasheet HTML 134Page - Microchip Technology LAN9500AI Datasheet HTML 135Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 213 page
background image
 2010 - 2015 Microchip Technology Inc.
DS00001875A-page 131
LAN950x
7.3.10
GENERAL PURPOSE IO CONFIGURATION REGISTER (GPIO_CFG)
This register configures GPIOs 0-7. These GPIOs are not available when using external MII mode. See the PHY_SEL
pin in Table 3-4, "Miscellaneous Pins".
In order for a GPIO to function as a wake event or interrupt source, it must be configured as an input. GPIOs used as
wake events must also be enabled by the GPIO_WAKE register, see Section 7.3.20, "General Purpose IO Wake Enable
and Polarity Register (GPIO_WAKE)".
Address:
028h
Size:
32 bits
Bits
Description
Type
Default
31:24
GPIO Enable 0-7 (GPIOENn)
A '1' sets the associated pin to use the default function. When cleared low,
the pin functions as a GPIO signal.
GPIO0 - GPIO7 can be used to mirror internal MII signals when not enabled.
See the IME bit in Section 7.3.5, "Hardware Configuration Register
(HW_CFG)"
GPIOEN0 - bit 24
GPIOEN1 - bit 25
GPIOEN2 - bit 26
GPIOEN3 - bit 27
GPIOEN4 - bit 28
GPIOEN5 - bit 29
GPIOEN6 - bit 30
GPIOEN7 - bit 31
Note:
These GPIOs are disabled after a reset.
R/W
FFh
23:16
GPIO Buffer Type 0-7 (GPIOBUFn)
When set, the output buffer for the corresponding GPIO signal is configured
as a push/pull driver. When cleared, the corresponding GPIO signal is
configured as an open-drain driver.
GPIOBUF0 - bit 16
GPIOBUF1 - bit 17
GPIOBUF2 - bit 18
GPIOBUF3 - bit 19
GPIOBUF4 - bit 20
GPIOBUF5 - bit 21
GPIOBUF6 - bit 22
GPIOBUF7 - bit 23
R/W
00h
15:8
GPIO Direction 0-7 (GPIODIRn)
When set, enables the corresponding GPIO as output. When cleared, the
GPIO is enabled as an input.
GPIODIR0 - bit 8
GPIODIR1 - bit 9
GPIODIR2 - bit 10
GPIODIR3 - bit 11
GPIODIR4 - bit 12
GPIODIR5 - bit 13
GPIODIR6 - bit 14
GPIODIR7 - bit 15
R/W
00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com