データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32L100C6 データシート(PDF) 18 Page - STMicroelectronics

部品番号 STM32L100C6
部品情報  Ultra-low-power platform
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L100C6 データシート(HTML) 18 Page - STMicroelectronics

Back Button STM32L100C6 Datasheet HTML 14Page - STMicroelectronics STM32L100C6 Datasheet HTML 15Page - STMicroelectronics STM32L100C6 Datasheet HTML 16Page - STMicroelectronics STM32L100C6 Datasheet HTML 17Page - STMicroelectronics STM32L100C6 Datasheet HTML 18Page - STMicroelectronics STM32L100C6 Datasheet HTML 19Page - STMicroelectronics STM32L100C6 Datasheet HTML 20Page - STMicroelectronics STM32L100C6 Datasheet HTML 21Page - STMicroelectronics STM32L100C6 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 103 page
background image
Functional overview
STM32L100C6 STM32L100R8/RB
18/103
DocID024295 Rev 5
Nested vectored interrupt controller (NVIC)
The ultra-low-power STM32L100C6 and STM32L100R8/RB devices embed a nested
vectored interrupt controller able to handle up to 45 maskable interrupt channels (not
including the 16 interrupt lines of Cortex-M3) and 16 priority levels.
Closely coupled NVIC gives low-latency interrupt processing
Interrupt entry vector table address passed directly to the core
Closely coupled NVIC core interface
Allows early processing of interrupts
Processing of late arriving, higher-priority interrupts
Support for tail-chaining
Processor state automatically saved
Interrupt entry restored on interrupt exit with no instruction overhead
This hardware block provides flexible interrupt management features with minimal interrupt
latency.
3.3
Reset and supply management
3.3.1
Power supply schemes
VDD = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator.
Provided externally through VDD pins.
VSSA, VDDA = 1.8 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs
and PLL.
VDDA and VSSA must be connected to VDD and VSS, respectively.
3.3.2
Power supply supervisor
The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset
(PDR) that can be coupled with a brownout reset (BOR) circuitry.
BOR is activated at power-on and the device operates between 1.8 V and 3.6 V.
After the VDD threshold is reached, the option byte loading process starts, either to confirm
or modify default thresholds, or to disable the BOR permanently.
BOR ensures proper operation starting from 1.8 V whatever the power ramp-up phase
before it reaches 1.8 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com