データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

VNF1048F データシート(PDF) 28 Page - STMicroelectronics

部品番号 VNF1048F
部品情報  High-side switch Controller with intelligent fuse protection for 12 V, 24 V and 48 V automotive applications
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VNF1048F データシート(HTML) 28 Page - STMicroelectronics

Back Button VNF1048F Datasheet HTML 24Page - STMicroelectronics VNF1048F Datasheet HTML 25Page - STMicroelectronics VNF1048F Datasheet HTML 26Page - STMicroelectronics VNF1048F Datasheet HTML 27Page - STMicroelectronics VNF1048F Datasheet HTML 28Page - STMicroelectronics VNF1048F Datasheet HTML 29Page - STMicroelectronics VNF1048F Datasheet HTML 30Page - STMicroelectronics VNF1048F Datasheet HTML 31Page - STMicroelectronics VNF1048F Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 52 page
background image
6.6
Read mode
The read mode of the device allows to read and to check the state of any registers.
Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.
Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of
the serial clock (SCK). The first byte corresponds to the Global Status Byte, second, third and forth byte to the
content of the addressed register.Unused bits will be always read as 0.
In order to avoid inconsistency between the Global Status byte and the Status register, the Status register
contents are frozen during SPI communication.
Figure 11. SPI read operation
0
1
SDI
SDO
CSN
(24 bits)
Data
MSB
MSB
LSB
LSB
MSB Address
(8bit)
Global Status Byte
Command Byte
LSB
LSB
MSB
GADG1010171333PS
Don’t care
(24 bits)
6.7
Read and clear status command
The read and clear status operation is used to clear the content of the addressed status register (see
Table 33. RAM memory map (ID 12.1)). A read and clear status operation with address 0x3Fh clears all Status
registers simultaneously.
Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to
determine which register content is read and the payload bits set to 1 into the data byte determine the bits into the
register which have to be cleared.
Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the
serial clock (SCK). The first byte corresponds to the Global Status byte, second, third and forth byte to the content
of the addressed register. Unused bits will be always read as 0.
In order to avoid inconsistency between the Global Status byte and the Status register, the Status register
contents are frozen during SPI communication.
Figure 12. SPI read and clear operation
CSN
SDI
SDO
Global Status byte
MSB
LSB
Data byte
MSB
LSB
Command byte
MSB
Address
LSB
1
0
Data byte
Read and clear status
operation
MSB
LSB
(8 bits)
GADG1010171505PS
(24 bits)
(24 bits)
VNF1048F
Read mode
DS13084 - Rev 6
page 28/52



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com