データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

VNF1048F データシート(PDF) 3 Page - STMicroelectronics

部品番号 VNF1048F
部品情報  High-side switch Controller with intelligent fuse protection for 12 V, 24 V and 48 V automotive applications
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VNF1048F データシート(HTML) 3 Page - STMicroelectronics

  VNF1048F Datasheet HTML 1Page - STMicroelectronics VNF1048F Datasheet HTML 2Page - STMicroelectronics VNF1048F Datasheet HTML 3Page - STMicroelectronics VNF1048F Datasheet HTML 4Page - STMicroelectronics VNF1048F Datasheet HTML 5Page - STMicroelectronics VNF1048F Datasheet HTML 6Page - STMicroelectronics VNF1048F Datasheet HTML 7Page - STMicroelectronics VNF1048F Datasheet HTML 8Page - STMicroelectronics VNF1048F Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 52 page
background image
Table 1. Pin functions
Name
Function
VS
Input supply pin. Connect to the 12 V, 24 V, 48 V battery voltage.
CP
Charge pump output.
CP2P
Charge pump–Positive terminal of the flying capacitor CP2.
CP2M
Charge pump–Negative terminal of the flying capacitor CP2.
CP1P
Charge pump–Positive terminal of the flying capacitor CP1.
CP1M
Charge pump–Negative terminal of the flying capacitor CP1.
GND
Ground connection.
VSPI
DC supply input for the SPI interface. 3.3 V and 5 V compatible.
V3V3
Output of the 3.3 V internal LDO voltage regulator (logic and I/O supply).
Connect a low ESR capacitor (1 μF) close to this pin.
CSN
Chip select not (active low) for SPI communication. It is the selection pin of the device. CMOS compatible input.
SDI
Serial data input for SPI communication. Data is transferred serially into the device on SCK rising edge.
SDO
Serial data output for SPI communication. Data is transferred serially out of the device on SCK falling edge.
SCK
Serial clock for SPI communication. It is a CMOS compatible input.
DIAG
Open drain logic output. Diagnostic feedback. DIAG = '0' if (SR1.WAKEUPM = '1') or (GSB.DIAGS = '1') or
(GSB.DE = '1') else '1'
HWLO
Active high input pin compatible with 3.3 V and 5 V CMOS; it causes transitions to states where the registers are
locked from writing.
ISNS_P
Current sense amplifier positive input.
ISNS_N
Current sense amplifier negative input.
HS_GATE Output of the gate driver for the external FET.
OUT
External FET source connection.
NTC
Positive input pin for external NTC resistor.
NTC_M
Negative input pin for external NTC resistor.
TEST1
Test mode pin 1- must be connected to ground.
TEST2
Test mode pin 2- must be connected to ground.
VNF1048F
Block diagram and pin description
DS13084 - Rev 6
page 3/52



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com