VNF1048F datasheet(29/52 Pages) STMICROELECTRONICS

29 / 52 page

6.8

SPI device information

Specific information can be read but not modified during this mode.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to

determine which information is read, whilst the other three data bytes are "don’t care".

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of

the serial clock (SCK). The first byte corresponds to the Global Status byte, second byte to the content of the

addressed register, third and forth bytes are 0x00.

Figure 13. SPI read device information

CSN

SDI

SDO

Global Status byte

MSB

LSB

Data byte

MSB

LSB

Command byte

MSB

Address

LSB

Don’t care

Read and clear status

operation

MSB

LSB

(8 bits)

GADG1010171521PS

(24 bits)

6.9

Special commands

0xFF — SWReset: set all control registers to default and clears all status register

An Opcode ‘11’ (read device information) addressed at ‘111111’ forces a Software Reset of the device, second,

third and forth bytes are "don't care" provided that at least one bit is zero.

Note:

an OpCode '11' at address '111111' with data field equal to '1111111111111111' the SPI frame is recognized as a

frame error and SPIE bit of GSB is set.

Table 29. 0xFF: (SW_Reset)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Command

OC1

OC0

Address

DATA1

X(1)

DATA2

DATA3

1. X: do not care

0xBF — clear all status registers (RAM access)

When an OpCode ‘10’ (read and clear operation) at address b’111111 is performed.

VNF1048F

SPI device information

DS13084 - Rev 6

page 29/52

VNF1048F データシート(PDF) 29 Page - STMicroelectronics

VNF1048F データシート(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

データシートダウンロード