 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
M69KB128AA データシート(PDF) 57 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M69KB128AA データシート(HTML) 57 Page - STMicroelectronics |
|
|
57 / 68 page  M69KB128AA 9 DC and AC parameters 57/68 Figure 27. Burst Read Interrupted by Burst Read or Write AC Waveforms 1. The latency Type (BCR14) can be set to fixed or variable.The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). WAIT is active Low (BCR10=0), and is asserted during delay (BCR8=0). All Burst operations are given for variable latency and no refresh collision. 2. The Burst Read is interrupted during the first allowable clock cycle, i.e. after the first data is received by the microcontroller. 3. E can remain Low, VIL, between burst operations, but it must not remain Low for longer than tELEH. 4. If the latency is variable, WAIT is asserted tKHTV after L is clocked Low. If the latency is fixed, WAIT is asserted tLLTV after L falling edge. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
