| データシートサーチシステム |
|
FALXT972MCCA4 データシート(PDF) 29 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
FALXT972MCCA4 データシート(HTML) 29 Page - Intel Corporation |
|
29 / 92 page ![]() Intel ® LXT972M Single-Port 10/100 Mbps PHY Transceiver Datasheet 29 Document Number: 302875-005 Revision Date: 27-Oct-2005 5.4 Initialization This section includes the following topics: • Section 5.4.1, “MDIO Control Mode and Hardware Control Mode” • Section 5.4.2, “Reduced-Power Modes” • Section 5.4.3, “Reset for Intel® LXT972M Transceiver” • Section 5.4.4, “Hardware Configuration Settings” When the LXT972M Transceiver is first powered on, reset, or encounters a link failure state, it checks the MDIO register configuration bits to determine the line speed and operating conditions to use for the network link. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |