 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
FALXT972MCCA4 データシート(PDF) 32 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
FALXT972MCCA4 データシート(HTML) 32 Page - Intel Corporation |
|
|
32 / 92 page  Intel ® LXT972M Single-Port 10/100 Mbps PHY Transceiver 32 Datasheet Document Number: 302875-005 Revision Date: 27-Oct-2005 • During a software reset, bit settings in Table 45, “Auto-Negotiation Advertisement Register - Address 4, Hex 4” on page 79 are not re-read from the LXT972M Transceiver configuration pins. Instead, the bit settings revert to the values that were read in during the last hardware reset. Therefore, any changes to pin values made since the last hardware reset are not detected during a software reset. • During a software reset, registers are available for reading. To see when the LXT972M Transceiver has completed reset, the reset bit can be polled (that is, Register bit 0.15 = 0). For pin settings used during a hardware reset, see Section 5.4.4, “Hardware Configuration Settings”. During a hardware reset, configuration settings for auto-negotiation and speed are read in from pins, and register information is unavailable for 1 ms after de-assertion of the reset. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
